

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP/PSP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	102
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128ga412t-i-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the CPU, refer to the "dsPIC33/PIC24 Family Reference Manual", "CPU with Extended Data Space (EDS)" (DS39732). The information in this data sheet supersedes the information in the FRM.

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16<sup>th</sup> Working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The lower 32 Kbytes of the Data Space (DS) can be accessed linearly. The upper 32 Kbytes of the Data Space are referred to as Extended Data Space to which the extended data RAM, EPMP memory space or program memory can be mapped.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs. The core supports Inherent (no operand), Relative, Literal and Memory Direct Addressing modes, along with three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a Working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit x 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit x 16-bit or 8-bit x 8-bit, integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 3-1.

## 3.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions.

A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory-mapped.

TABLE 5-1: DMA CHANNEL T			RIGGER	SOU	RCES				
CHSEL<6:0>		Trigger (Interrupt)	gger (Interrupt) CHSEL<6:0> Trigger (Interrupt)		Trigger (Interrupt)	CHSEL<	6:0>	Trigger (Interrupt)	
0000000	00h	(Unimplemented)	0100110	26h	SPI1 Receive Event	1001100	4Ch	DMA Channel 4	
0000001	01h	SCCP7 IC/OC Event	0100111	27h	SPI1 Transmit Event	1001101	4Dh	DMA Channel 3	
0000010	02h	SCCP7 Timer	0101000	28h	SPI1 General Event	1001110	4Eh	DMA Channel 2	
0000011	03h	SCCP6 IC/OC Event	0101001	29h	(Reserved, do not use)	1001111	4Fh	DMA Channel 1	
0000100	04h	SCCP6 Timer	0101010	2Ah	(Reserved, do not use)	1010000	50h	DMA Channel 0	
0000101	05h	SCCP5 IC/OC Event	0101011	2Bh	(Reserved, do not use)	1010001	51h	A/D Converter	
0000110	06h	SCCP5 Timer	0101100	2Ch	I2C3 Slave Event	1010010	52h	USB	
0000111	07h	SCCP4 IC/OC Event	0101101	2Dh	I2C3 Master Event	1010011	53h	EPMP	
0001000	08h	SCCP4 Timer	0101110	2Eh	I2C3 Collision Event	1010100	54h	HLVD	
0001001	09h	(Reserved, do not use)	0101111	2Fh	I2C2 Slave Event	1010101	55h	CRC Done	
0001010	0Ah	(Reserved, do not use)	0110000	30h	I2C2 Master Event	1010110	56h	LCD	
0001011	0Bh	SCCP3 IC/OC Event	0110001	31h	I2C2 Collision Event	1010111	57h	Crypto Done	
0001100	0Ch	SCCP3 Timer	0110010	32h	I2C1 Slave Event	1011000	58h	Crypto OTP Done	
0001101	0Dh	SCCP2 IC/OC Event	0110011	33h	I2C1 Master Event	1011001	59h	CLC4 Output	
0001110	0Eh	SCCP2 Timer	0110100	34h	I2C1 Collision Event	1011010	5Ah	CLC3 Output	
0001111	0Fh	MCCP1 IC/OC Event	0110101	35h	UART6 Transmit	1011011	5Bh	CLC2 Output	
0010000	10h	MCCP1 Timer	0110110	36h	UART6 Receive	1011100	5Ch	CLC1 Output	
0010001	11h	Output Compare 6	0110111	37h	UART6 Error	1011101	5Dh	(Reserved, do not use)	
0010010	12h	Output Compare 5	0111000	38h	UART5 Transmit	1011110	5Eh	RTCC	
0010011	13h	Output Compare 4	0111001	39h	UART5 Receive	1011111	5Fh	Timer5	
0010100	14h	Output Compare 3	0111010	3Ah	UART5 Error	1100000	60h	Timer4	
0010101	15h	Output Compare 2	0111011	3Bh	UART4 Transmit	1100001	61h	Timer3	
0010110	16h	Output Compare 1	0111100	3Ch	UART4 Receive	1100010	62h	Timer2	
0010111	17h	Input Capture 6	0111101	3Dh	UART4 Error	1100011	63h	Timer1	
0011000	18h	Input Capture 5	0111110	3Eh	UART3 Transmit	1100100	64h	(Reserved, do not use)	
0011001	19h	Input Capture 4	0111111	3Fh	UART3 Receive	1100101	65h	DAC	
0011010	1Ah	Input Capture 3	1000000	40h	UART3 Error	1100110	66h	CTMU	
0011011	1Bh	Input Capture 2	1000001	41h	UART2 Transmit	1100111	67h	Comparators Event	
0011100	1Ch	Input Capture 1	1000010	42h	UART2 Receive	1101000	68h	External Interrupt 4	
0011101	1Dh	SPI4 Receive Event	1000011	43h	UART2 Error	1101001	69h	External Interrupt 3	
0011110	1Eh	SPI4 Transmit Event	1000100	44h	UART1 Transmit	1101010	6Ah	External Interrupt 2	
0011111	1Fh	SPI4 General Event	1000101	45h	UART1 Receive	1101011	6Bh	External Interrupt 1	
0100000	20h	SPI3 Receive Event	1000110	46h	UART1 Error	1101100	6Ch	External Interrupt 0	
0100001	21h	SPI3 Transmit Event	1000111	47h	(Reserved, do not use)	1101101	6Dh	Interrupt-on-Change	
0100010	22h	SPI3 General Event	1001000	48h	(Reserved, do not use)	1101110	6Eh		
0100011	23h	SPI2 Receive Event	1001001	49h	(Reserved, do not use)	•	•		
0100100	24h	SPI2 Transmit Event	1001010	4Ah	(Reserved, do not use)	•	•	(Unimplemented)	
0100101	25h	SPI2 General Event	1001011	4Bh	DMA Channel 5	1111111	7Fh		

# TABLE 5-1: DMA CHANNEL TRIGGER SOURCES

## REGISTER 8-11: IFS5: INTERRUPT FLAG STATUS REGISTER 5 (CONTINUED)

bit 3	<b>U3TXIF:</b> UART3 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 2	U3RXIF: UART3 Receiver Interrupt Flag Status bit
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>
bit 1	U3ERIF: UART3 Error Interrupt Flag Status bit
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>
bit 0	Unimplemented: Read as '0'

Dit 14       I         Dit 13       I         Dit 12       I         Dit 12       I         Dit 11       I         Dit 10       I         Dit 10       I         Dit 9       I         Dit 8       I	OR CCP1IE: MCC 1 = Interrupt 0 = Interrupt RTCIE: Real- 1 = Interrupt 0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt SPI2RXIE: SF 1 = Interrupt 1 = Interrupt	DMA5IE         R/W-0         INT3IE <sup>(1)</sup> W = Writable to         '1' = Bit is set         CP1 Capture/Correquest is enable         request is not e         Time Clock and         request is not e         A Channel 5 Im         request is not e         PI3 Receive Inter         request is not e         PI3 Receive Inter         request is not e         PI2 Receive Inter	ompare Interrup enabled d Calendar Inte oled enabled terrupt Enable oled errupt Enable b oled errupt Enable b oled enabled	'0' = Bit is cle ot Enable bit errupt Enable t bit		R/W-0 SI2C2IE	KEYSTRIE bit 8 R/W-0 CCT6IE bit 0
R/W-0         CRYDNIE         Dit 7         Legend:         R = Readable b         m = Value at PC         Dit 15       C         Dit 14       F         Dit 13       C         Dit 12       C         Dit 12       C         Dit 11       C         Dit 12       C         Dit 13       C         Dit 14       F         Dit 13       C         Dit 14       F         Dit 13       C         Dit 14       F         Dit 15       C         Dit 16       C         Dit 17       C         Dit 10       C         Dit 10       C         Dit 10       C         Dit 10       C         Dit 11       C         Dit 10       C         Dit 10       C         Dit 10       C         Dit 10       C         Dit 13       C         Dit 14       F         Dit 15       C         Dit 16       C         Dit 17       C         Dit 18	INT4IE <sup>(1)</sup> Dit DR CCP1IE: MCC 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt 1 = Interrupt	INT3IE <sup>(1)</sup> W = Writable to '1' = Bit is set CP1 Capture/Co request is enab request is not e Time Clock and request is enab request is enab	Dit Dit Dit Dit Died Calendar Interpled d Calendar Interpled enabled terrupt Enable enabled errupt Enable b Died errupt Enable b Died errupt Enable b	CCT7IE U = Unimpler '0' = Bit is cle ot Enable bit errupt Enable t bit	MI2C2IE	SI2C2IE	R/W-0 CCT6IE bit 0
CRYDNIE           bit 7           Legend:           R = Readable b           n = Value at PC           bit 15           bit 15           bit 13           bit 12           bit 11           bit 12           bit 11           bit 12           bit 12           bit 13           bit 14           bit 12           bit 12           bit 11           bit 12           bit 13           bit 14           bit 12           bit 13           bit 14           coit 10	INT4IE <sup>(1)</sup> Dit DR CCP1IE: MCC 1 = Interrupt 0 = Interrupt RTCIE: Real- 1 = Interrupt 0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt	INT3IE <sup>(1)</sup> W = Writable to '1' = Bit is set CP1 Capture/Co request is enab request is not e Time Clock and request is enab request is enab	Dit Dit Dit Dit Died Calendar Interpled d Calendar Interpled enabled terrupt Enable enabled errupt Enable b Died errupt Enable b Died errupt Enable b	CCT7IE U = Unimpler '0' = Bit is cle ot Enable bit errupt Enable t bit	MI2C2IE	SI2C2IE	CCT6IE bit C
Dit 7         Legend:         R = Readable b         n = Value at PC         Dit 15         Dit 15         Dit 14         Dit 13         Dit 12         Dit 11         Dit 12         Dit 11         Dit 12         Dit 11         Dit 12         Dit 13         Dit 14         Dit 12         Dit 12         Dit 13         Dit 10	bit DR CCP1IE: MCC 1 = Interrupt 0 = Interrupt RTCIE: Real- 1 = Interrupt 0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt SPI2RXIE: SF 1 = Interrupt 1 = Interrupt 1 = Interrupt	W = Writable to '1' = Bit is set CP1 Capture/Co request is enable request is not e Time Clock and request is enable request is not e A Channel 5 Int request is enable request is not e PI3 Receive Inter request is enable request is enable request is enable request is not e PI2 Receive Inter PI2 Recei	ompare Interrup enabled d Calendar Inte oled enabled terrupt Enable oled errupt Enable b oled errupt Enable b oled enabled	CCT7IE U = Unimpler '0' = Bit is cle ot Enable bit errupt Enable t bit	mented bit, read	1 as '0'	bit (
Legend:         R = Readable b         in = Value at PC         bit 15         bit 15         bit 14         bit 13         bit 12         bit 11         bit 12         bit 11         bit 12         bit 12         bit 13         bit 14         bit 12         bit 12         bit 11         bit 12         bit 10         bit 10 <t< td=""><td>OR CCP1IE: MCC 1 = Interrupt RTCIE: Real- 1 = Interrupt 0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt</td><td>'1' = Bit is set CP1 Capture/Co request is enab request is not e Time Clock and request is enab request is not e A Channel 5 In request is enab request is enab request is not e Pl3 Receive Inte request is not e Pl2 Receive Inte</td><td>ompare Interrup enabled d Calendar Inte oled enabled terrupt Enable oled errupt Enable b oled errupt Enable b oled enabled</td><td>'0' = Bit is cle ot Enable bit errupt Enable t bit</td><td>eared</td><td></td><td></td></t<>	OR CCP1IE: MCC 1 = Interrupt RTCIE: Real- 1 = Interrupt 0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt	'1' = Bit is set CP1 Capture/Co request is enab request is not e Time Clock and request is enab request is not e A Channel 5 In request is enab request is enab request is not e Pl3 Receive Inte request is not e Pl2 Receive Inte	ompare Interrup enabled d Calendar Inte oled enabled terrupt Enable oled errupt Enable b oled errupt Enable b oled enabled	'0' = Bit is cle ot Enable bit errupt Enable t bit	eared		
R = Readable b         n = Value at PC         pit 15         pit 15         pit 14         pit 13         pit 12         pit 11         pit 12         pit 10	OR CCP1IE: MCC 1 = Interrupt RTCIE: Real- 1 = Interrupt 0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt	'1' = Bit is set CP1 Capture/Co request is enab request is not e Time Clock and request is enab request is not e A Channel 5 In request is enab request is enab request is not e Pl3 Receive Inte request is not e Pl2 Receive Inte	ompare Interrup enabled d Calendar Inte oled enabled terrupt Enable oled errupt Enable b oled errupt Enable b oled enabled	'0' = Bit is cle ot Enable bit errupt Enable t bit	eared		IOWN
R = Readable b         n = Value at PC         pit 15         pit 15         pit 14         pit 13         pit 12         pit 11         pit 12         pit 10	OR CCP1IE: MCC 1 = Interrupt RTCIE: Real- 1 = Interrupt 0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt	'1' = Bit is set CP1 Capture/Co request is enab request is not e Time Clock and request is enab request is not e A Channel 5 In request is enab request is enab request is not e Pl3 Receive Inte request is not e Pl2 Receive Inte	ompare Interrup enabled d Calendar Inte oled enabled terrupt Enable oled errupt Enable b oled errupt Enable b oled enabled	'0' = Bit is cle ot Enable bit errupt Enable t bit	eared		iown
Dit 15       0         Dit 14       0         Dit 13       0         Dit 12       0         Dit 11       0         Dit 10       0	CCP1IE: MCC 1 = Interrupt 0 = Interrupt RTCIE: Real- 1 = Interrupt 0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt	CP1 Capture/Co request is enab request is not e Time Clock and request is enab request is not e A Channel 5 Im request is enab request is enab request is enab request is enab request is enab request is enab request is enab	oled enabled d Calendar Inte oled enabled terrupt Enable oled errupt Enable b oled enabled	ot Enable bit errupt Enable t bit		x = Bit is unkn	iown
Dit 14       I         Dit 13       I         Dit 12       I         Dit 12       I         Dit 11       I         Dit 10       I         Dit 10       I         Dit 9       I         Dit 8       I	1 = Interrupt 0 = Interrupt <b>RTCIE</b> : Real- 1 = Interrupt 0 = Interrupt <b>DMA5IE</b> : DM. 1 = Interrupt 0 = Interrupt <b>SPI3RXIE</b> : SF 1 = Interrupt <b>SPI2RXIE</b> : SF 1 = Interrupt 1 = Interrupt 1 = Interrupt	request is enab request is not e Time Clock and request is enab request is not e A Channel 5 In request is enab request is not e PI3 Receive Inte request is not e PI2 Receive Inte	oled enabled d Calendar Inte oled enabled terrupt Enable oled errupt Enable b oled enabled	errupt Enable t bit	bit		
Dit 14       I         Dit 13       I         Dit 12       I         Dit 12       I         Dit 11       I         Dit 10       I         Dit 10       I         Dit 9       I         Dit 8       I	1 = Interrupt 0 = Interrupt <b>RTCIE</b> : Real- 1 = Interrupt 0 = Interrupt <b>DMA5IE</b> : DM. 1 = Interrupt 0 = Interrupt <b>SPI3RXIE</b> : SF 1 = Interrupt <b>SPI2RXIE</b> : SF 1 = Interrupt 1 = Interrupt 1 = Interrupt	request is enab request is not e Time Clock and request is enab request is not e A Channel 5 In request is enab request is not e PI3 Receive Inte request is not e PI2 Receive Inte	oled enabled d Calendar Inte oled enabled terrupt Enable oled errupt Enable b oled enabled	errupt Enable t bit	pit		
bit 14       I         bit 13       I         bit 12       I         bit 12       I         bit 11       I         bit 10       I         bit 10       I         bit 9       I         bit 8       I	0 = Interrupt <b>RTCIE:</b> Real- 1 = Interrupt 0 = Interrupt <b>DMA5IE:</b> DM. 1 = Interrupt <b>SPI3RXIE:</b> SF 1 = Interrupt 0 = Interrupt <b>SPI2RXIE:</b> SF 1 = Interrupt 1 = Interrupt 1 = Interrupt	request is not e Time Clock and request is enab request is not e A Channel 5 In request is enab request is not e PI3 Receive Inte request is enab request is not e PI2 Receive Inte	enabled d Calendar Inte bled enabled terrupt Enable bled errupt Enable b bled errupt Enable b bled enabled	bit	bit		
Dit 13       1         Dit 12       2         Dit 12       2         Dit 11       2         Dit 10       3	1 = Interrupt 0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt SPI2RXIE: SF 1 = Interrupt 1 = Interrupt	request is enab request is not e A Channel 5 Ini request is enab request is not e PI3 Receive Inte request is enab request is not e PI2 Receive Inte	oled enabled terrupt Enable oled enabled errupt Enable b oled enabled	bit	bit		
bit 13	0 = Interrupt DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt SPI2RXIE: SF 1 = Interrupt	request is not e A Channel 5 In request is enab request is not e Pl3 Receive Inte request is enab request is not e Pl2 Receive Inte	enabled terrupt Enable bled enabled errupt Enable b bled enabled				
Dit 13       1         Dit 12       2         Dit 12       2         Dit 11       2         Dit 11       2         Dit 10       2         Dit 10       2         Dit 9       2         Dit 8       1	DMA5IE: DM. 1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt SPI2RXIE: SF 1 = Interrupt	A Channel 5 In request is enab request is not e PI3 Receive Inte request is enab request is not e PI2 Receive Inte	terrupt Enable bled enabled errupt Enable b bled enabled				
Dit 12       12         Dit 11       12         Dit 10       12         Dit 10 <td>1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt SPI2RXIE: SF 1 = Interrupt</td> <td>request is enab request is not e PI3 Receive Inte request is enab request is not e PI2 Receive Inte</td> <td>oled enabled errupt Enable b oled enabled</td> <td></td> <td></td> <td></td> <td></td>	1 = Interrupt 0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt SPI2RXIE: SF 1 = Interrupt	request is enab request is not e PI3 Receive Inte request is enab request is not e PI2 Receive Inte	oled enabled errupt Enable b oled enabled				
bit 12	0 = Interrupt SPI3RXIE: SF 1 = Interrupt 0 = Interrupt SPI2RXIE: SF 1 = Interrupt	request is not e Pl3 Receive Inte request is enab request is not e Pl2 Receive Inte	enabled errupt Enable b bled enabled	it			
bit 12	SPI3RXIE: SF 1 = Interrupt 0 = Interrupt SPI2RXIE: SF 1 = Interrupt	PI3 Receive Inte request is enab request is not e PI2 Receive Inte	errupt Enable b bled enabled	it			
Dit 11	1 = Interrupt 0 = Interrupt <b>SPI2RXIE:</b> SF 1 = Interrupt	request is enab request is not e PI2 Receive Inte	oled enabled				
Dit 11	SPI2RXIE: SF 1 = Interrupt	PI2 Receive Inte					
Dit 10	1 = Interrupt		rrunt Enable b				
Dit 10				it			
Dit 9 5	0 = Interrupt	request is enab					
Dit 9 5	SPI1RXIE: SF	PI1 Receive Inte	errupt Enable b	it			
bit 9		request is enab request is not e					
oit 8	-	PI4 Receive Inte		it			
bit 8 I	1 = Interrupt	request is enab request is not e	oled				
1		Cryptographic K		am Done Inter	runt Enable bit		
		request is enab					
		request is not e					
oit 7 🛛	CRYDNIE: Cr	yptographic Op	eration Done li	nterrupt Enable	e bit		
		request is enab					
		request is not e					
		rnal Interrupt 4					
		request is enab request is not e					
	•	rnal Interrupt 3					
1	1 = Interrupt	request is enab	oled				
	-	request is not e	nabieu				
Note 1: If an	Unimnlomon	ted: Read as '0	ı'				

#### REGISTER 8-17: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

**Note 1:** If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See **Section 11.5 "Peripheral Pin Select (PPS)**" for more information.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	SPI2RXIP2	SPI2RXIP1	SPI2RXIP0	_	SPI1RXIP2	SPI1RXIP1	SPI1RXIP0
bit 15						•	bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	SPI4RXIP2	SPI4RXIP1	SPI4RXIP0		KEYSTRIP2	KEYSTRIP1	KEYSTRIPO
bit 7							bit
Legend:							
R = Readat	ole bit	W = Writable I	oit	U = Unimple	emented bit, read	l as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cl		x = Bit is unkr	nown
							-
bit 15	Unimplement	ted: Read as 'd	)'				
bit 14-12	SPI2RXIP<2:0	0>: SPI2 Recei	ve Interrupt Pri	ority bits			
		pt is Priority 7 (					
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 11	Unimplemented: Read as '0'						
bit 10-8	SPI1RXIP<2:0>: SPI1 Receive Interrupt Priority bits						
	111 = Interru	pt is Priority 7 (	highest priority	interrupt)			
	•						
	•						
	001 = Interru		ablad				
h:+ 7	000 = Interrupt source is disabled						
bit 7	Unimplemented: Read as '0'						
	<b>SPI4RXIP&lt;2:0&gt;:</b> SPI4 Receive Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)						
bit 6-4	111 - Interru	nt is Driority 7 (	highest priority	(interrunt)			
	111 = Interru	pt is Priority 7 (	highest priority	interrupt)			
	111 = Interru •	pt is Priority 7(	highest priority	r interrupt)			
5it 0-4	•		highest priority	r interrupt)			
UIL U-4	• • 001 = Interru	pt is Priority 1		r interrupt)			
	• • 001 = Interru 000 = Interru	pt is Priority 1 pt source is dis	abled	r interrupt)			
bit 3	• • 001 = Interru 000 = Interru Unimplement	pt is Priority 1 pt source is dis <b>ted:</b> Read as '(	abled		e Interrupt Priori	tv bits	
	• 001 = Interru 000 = Interru Unimplemen KEYSTRIP<2	pt is Priority 1 pt source is dis <b>ted:</b> Read as '(	abled )' ohic Key Store	Program Don	e Interrupt Priori	ty bits	
bit 3	• 001 = Interru 000 = Interru Unimplemen KEYSTRIP<2	pt is Priority 1 pt source is dis <b>ted:</b> Read as 'û <b>:0&gt;:</b> Cryptograj	abled )' ohic Key Store	Program Don	e Interrupt Priori	ty bits	
bit 3	• 001 = Interru 000 = Interru Unimplemen KEYSTRIP<2	pt is Priority 1 pt source is dis <b>ted:</b> Read as 'û <b>:0&gt;:</b> Cryptograj	abled )' ohic Key Store	Program Don	e Interrupt Priori	ty bits	
bit 3	• 001 = Interru 000 = Interru Unimplemen KEYSTRIP<2	pt is Priority 1 pt source is dis <b>ted:</b> Read as '0 : <b>0&gt;:</b> Cryptograp pt is Priority 7 (	abled )' ohic Key Store	Program Don	e Interrupt Priori	ty bits	

REGISTER 8-47: IPC25: INTERRUPT PRIORITY CONTROL REGISTER 2
---

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_				CCT2IP2	CCT2IP1	CCT2IP0
oit 15	·						bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CCT1IP2	CCT1IP1	CCT1IP0		LCDIP2	LCDIP1	LCDIP0
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
h:4 7	• • 001 = Interru 000 = Interru	pt source is dis	abled	interrupt)			
bit 7	Unimplemented: Read as '0' CCT1IP<2:0>: MCCP1 Timer Interrupt Priority bits						
bit 6-4	111 = Interru • • 001 = Interru	pt is Priority 7(	highest priority	•			
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0		LCD Controlle pt is Priority 7 (		•			
	• 001 = Interru						

Any time the DSEN bit is set, all bits in the DSWAKE register will be automatically cleared.

## EXAMPLE 10-2: THE REPEAT SEQUENCE

Examp	<u>ole 1:</u>	
MOV	#0x8000, W2	;enable DS
MOV	W2, DSCON	
MOV	W2, DSCON	;second write required to
		;actually write to DSCON
Examp	ole 2:	
BSET	DSCON, #15	
NOP		
NOP		
NOP		
BSET	DSCON, #15	;enable DS
		;(two writes required)

### 10.4.2 EXITING DEEP SLEEP MODES

Deep Sleep modes exit on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT timer times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion ('0') of the  $\overline{\text{MCLR}}$  pin.
- Assertion of the INT0 pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level ('0' or '1') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INT0 pin while in Deep Sleep mode.

Note: Any interrupt pending when entering Deep Sleep mode is cleared.

Exiting Deep Sleep generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and DSWDT.

Wake-up events that occur from the time Deep Sleep exits, until the time the POR sequence completes, are not ignored. The DSWAKE register will capture ALL wake-up events, from setting DSEN to clearing RELEASE. The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- 5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

#### 10.4.3 SAVING CONTEXT DATA WITH THE DSGPRx REGISTERS

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.

Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

### 10.4.4 I/O PINS IN DEEP SLEEP MODES

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRISx bit is set), prior to entry into Deep Sleep, remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRISx bit is clear), prior to entry into Deep Sleep, remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LATx bit at the time of entry into Deep Sleep.

### REGISTER 11-19: RPINR25: PERIPHERAL PIN SELECT INPUT REGISTER 25

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	CLCINBR5	CLCINBR4	CLCINBR3	CLCINBR2	CLCINBR1	CLCINBR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	CLCINAR5	CLCINAR4	CLCINAR3	CLCINAR2	CLCINAR1	CLCINAR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	CLCINBR<5:0>: Assign CLC External Input B (CLCINB) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	CLCINAR<5:0>: Assign CLC External Input A (CLCINA) to Corresponding RPn or RPIn Pin bits

### REGISTER 11-20: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U4CTSR<5:0>: Assign UART4 Clear-to-Send Input (U4CTS) to Corresponding RPn or RPIn Pin bits


bit 7-6 Unimplemented: Read as '0'

bit 5-0 U4RXR<5:0>: Assign UART4 Receive Input (U4RX) to Corresponding RPn or RPIn Pin bits

## 14.1 Time Base Generator

The Timer Clock Generator (TCG) generates a clock for the module's internal time base, using one of the clock signals already available on the microcontroller. This is used as the time reference for the module in its three major modes. The internal time base is shown in Figure 14-2.

### FIGURE 14-2: TIMER CLOCK GENERATOR



## 14.2 General Purpose Timer

Timer mode is selected when CCSEL = 0 and MOD < 3:0 > = 0000. The timer can function as a 32-bit timer or a dual 16-bit timer, depending on the setting of the T32 bit (Table 14-1).

TABLE 14-1:	TIMER OPERATION MODE
-------------	----------------------

T32 (CCPxCON1L<5>)	Operating Mode
0	Dual Timer Mode (16-bit)
1	Timer Mode (32-bit)

Dual 16-Bit Timer mode provides a simple timer function with two independent 16-bit timer/counters. The primary timer uses CCPxTMRL and CCPxPRL. Only the primary timer can interact with other modules on the device. It generates the MCCPx sync out signals for use by other MCCP modules. It can also use the SYNC<4:0> bits signal generated by other modules.

The secondary timer uses CCPxTMRH and CCPxPRH. It is intended to be used only as a periodic interrupt source for scheduling CPU events. It does not generate an output sync/trigger signal like the primary time base. In Dual Timer mode, the CCPx Secondary Timer Period register, CCPxPRH, generates the MCCP compare event (CCPxIF) used by many other modules on the device.

The 32-Bit Timer mode uses the CCPxTMRL and CCPxTMRH registers, together, as a single 32-bit timer. When CCPxTMRL overflows, CCPxTMRH increments by one. This mode provides a simple timer function when it is important to track long time periods. Note that the T32 bit (CCPxCON1L<5>) should be set before the CCPxTMRL or CCPxPRH registers are written to initialize the 32-bit timer.

## 14.2.1 SYNC AND TRIGGER OPERATION

There are eight inputs available to the clock generator,

which are selected using the CLKSEL<2:0> bits

(CCPxCON1L<10:8>). Available sources include the

FRC and LPRC, the Secondary Oscillator and the TCKI

external clock inputs. The system clock is the default

source (CLKSEL<2:0> = 000).

In both 16-bit and 32-bit modes, the timer can also function in either synchronization ("sync") or trigger operation. Both use the SYNC<4:0> bits (CCPxCON1H<4:0>) to determine the input signal source. The difference is how that signal affects the timer.

In sync operation, the timer Reset or clear occurs when the input selected by SYNC<4:0> is asserted. The timer immediately begins to count again from zero unless it is held for some other reason. Sync operation is used whenever the TRIGEN bit (CCPxCON1H<7>) is cleared. SYNC<4:0> can have any value except '11111'.

In trigger operation, the timer is held in Reset until the input selected by SYNC<4:0> is asserted; when it occurs, the timer starts counting. Trigger operation is used whenever the TRIGEN bit is set. In Trigger mode, the timer will continue running after a trigger event as long as the CCPTRIG bit (CCPxSTATL<7>) is set. To clear CCPTRIG, the TRCLR bit (CCPxSTATL<5>) must be set to clear the trigger event, reset the timer and hold it at zero until another trigger event occurs. On PIC24FJ256GA412/GB412 family devices, trigger operation can only be used when the system clock is the time base source (CLKSEL<2:0> = 000).

## 19.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582). The information in this data sheet supersedes the information in the FRM.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins. The UART module includes IrDA<sup>®</sup> encoder/decoder unit.

The PIC24FJ256GA412/GB412 family devices are equipped with six UART modules, referred to as UART1 through UART6.

The primary features of the UARTx modules are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with the UxCTS and UxRTS Pins

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Range from up to 2.5 Mbps and Down to 38 Hz at 40 MIPS in 16x Mode
- Baud Rates Range from up to 10 Mbps and Down to 152 Hz at 40 MIPS in 4x Mode
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit Mode with Address Detect (9<sup>th</sup> bit = 1)
- Separate Transmit and Receive Interrupts
- Loopback Mode for Diagnostic Support
- · Polarity Control for Transmit and Receive Lines
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA<sup>®</sup> Encoder and Decoder Logic
- Includes DMA Support
- 16x Baud Clock Output for IrDA Support


A simplified block diagram of the UARTx module is shown in Figure 19-1. The UARTx module consists of these key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter

Asynchronous Receiver

Note: Throughout this section, references to register and bit names that may be associated with a specific UART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "UxSTAL" might refer to the Status Low register for either UART1, UART2, UART3 or UART4.





U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	_	_	_	—	_	—			
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	TXRPT1 <sup>(2)</sup>	TXRPT0 <sup>(2)</sup>	CONV	T0PD <sup>(2)</sup>	PTRCL	SCEN			
bit 7							bit 0			
Legend:	-1- h:t		L :4		a suct as the state of the					
R = Readat		W = Writable		-	nented bit, read					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15-6	Unimplomen	ted. Dood oo '	,							
	-	ted: Read as '		·+- (2)						
oit 5-4		TXRPT<1:0>: Transmit Repeat Selection bits <sup>(2)</sup>								
	11 = Retransmits the error byte four times									
	10 = Retransmits the error byte three times									
		<ul> <li>= Retransmits the error byte twice</li> <li>= Retransmits the error byte once</li> </ul>								
oit 3		Convention Se	•							
	-	se logic convention t logic convention ull-Down Duration for T = 0 Error Handling bit <sup>(2)</sup>								
bit 2	TOPD: Pull-D									
	1 = 2 ETUs			-						
	0 = 1 ETU									
bit 1	PTRCL: Sma	rt Card Protoco	I Selection bit							
		= T = 1 protocol								
	0 = T = 0 prof	0 = T = 0 protocol								
oit 0		Card Mode Er								
		rd mode is ena		N (UxMODE<1	5>) = 1					
	0 = Smart Ca	rd mode is disa	bled							
Note 1: 7	This register is or	nly available for	UART1 and U	ART2.						
2: 1	These bits are ap	plicable to T =	0 only, see the	PTRCL bit (U)	(SCCON<1>).					

# REGISTER 19-5: UxSCCON: UARTx SMART CARD CONTROL REGISTER<sup>(1)</sup>

## REGISTER 19-7: UXGTC: UARTX GUARD TIME COUNTER REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
_	—	—	—	—	—	—	GTC8				
bit 15	bit 15 bit i										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
GTC<7:0>											
bit 7							bit 0				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8-0 **GTC<8:0>:** Guard Time Counter bits This counter is operated on the bit clock whose period is always equal to one ETU.

**Note 1:** This register is only available for UART1 and UART2.

### REGISTER 20-11: U1SOF: USB OTG START-OF-TOKEN THRESHOLD REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—	—			
bit 15										

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|       |       |       | CNT   | <7:0> |       |       |       |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 CNT<7:0>: Start-of-Frame Size bits

Value represents 10 + (packet size of n bytes). For example:

0100 1010 = 64-byte packet

0010 1010 = 32-byte packet 0001 0010 = 8-byte packet

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTEN15	PTEN14		PTEN<13:8>					
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		PTEN<7:3>				PTEN<2:0>		
bit 7							bit C	
Legend:								
R = Readab		W = Writable I	bit	U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkn	iown	
			. 1.11					
bit 15		A15 Port Enabl	0.0.1					
		functions as eith functions as por		ine 15 or Chip S	elect 2			
bit 14		/A14 Port Enabl						
	1 = PMA14	functions as eith	er Address L	ine 14 or Chip S	elect 1			
	0 = PMA14	functions as por	t I/O					
bit 13-3	PTEN<13:3	EPM Address	Port Enable I	bits				
		3:3> function as		s lines				
		3:3> function as						
bit 2-0		: PMALU/PMALH						
		0> function as e		lines or address	s latch strobes			
	0 = PMA<2	:0> function as p	ort I/US					

#### REGISTER 21-4: PMCON4: EPMP CONTROL REGISTER 4

## REGISTER 22-6: LCDREF: LCD REFERENCE LADDER CONTROL REGISTER

22-6: LCDR									
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	LCDCST2	LCDCST1	LCDCST0	VLCD3PE	VLCD2PE	VLCD1PE			
						bit			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
			_		I	LRLAT0			
						bit			
e bit	W = Writable	bit	U = Unimplem	ented bit, read	1 as '0'				
POR	'1' = Bit is set		-		x = Bit is unkr	iown			
1 = Internal L 0 = Internal L	.CD reference i .CD reference i	s enabled and s disabled		ne internal con	trast control cir	cuit			
-									
100 = Resisto 011 = Resisto 010 = Resisto 001 = Resisto	or ladder is at 4 or ladder is at 3 or ladder is at 2 or ladder is at 1	/7th of maximu /7th of maximu /7th of maximu /7th of maximu	im resistance im resistance im resistance im resistance	dder is shorted	d				
VLCD3PE: LO	CD Bias 3 Pin E	nable bit							
				63					
VLCD2PE: LO	CD Bias 2 Pin E	nable bit							
				62					
VLCD1PE: LO	CD Bias 1 Pin E	nable bit							
				51					
LRLAP<1:0>: LCD Reference Ladder A Time Power Control bits									
Durina Time I	nton (ol A)								
11 = Internal 10 = Internal 01 = Internal	LCD reference LCD reference LCD reference	ladder is powe	ered in High-Po ered in Medium ered in Low-Pov ered down and i	Power mode ver mode					
11 = Internal 10 = Internal 01 = Internal 00 = Internal	LCD reference LCD reference LCD reference LCD reference	ladder is powe ladder is powe ladder is powe	ered in Medium ered in Low-Pov	Power mode ver mode unconnected					
11 = Internal 10 = Internal 01 = Internal 00 = Internal <b>LRLBP&lt;1:0&gt;</b> During Time I 11 = Internal 10 = Internal 01 = Internal	LCD reference LCD reference LCD reference LCD reference : LCD Reference : LCD Reference LCD reference LCD reference LCD reference	ladder is powe ladder is powe ladder is powe e Ladder B Tir ladder is powe ladder is powe ladder is powe	ered in Medium ered in Low-Pov ered down and u	Power mode ver mode unconnected rol bits wer mode Power mode ver mode					
	R/W-0 LRLAP0 LRLAP0 LCDIRE: LCE 1 = Internal L 0 = Internal L 0 = Internal L Unimplemen LCDCST<2:0 Selects the R 111 = Resiste 100 = Resiste 101 = Resiste 101 = Resiste 011 = Resiste 011 = Resiste 010 = Resiste 011 = Resiste 011 = Resiste 011 = Resiste 011 = Resiste 010 = Resiste 011	–       LCDCST2         R/W-0       R/W-0         LRLAP0       LRLBP1         e bit       W = Writable I         : POR       '1' = Bit is set         LCDIRE: LCD Internal Refer         1 = Internal LCD reference i         0 = Internal LCD reference i         0 = Internal LCD reference i         Unimplemented: Read as 'C         LCDCST<2:0>: LCD Contrast         Selects the Resistance of the         11 = Resistor ladder is at 6         101 = Resistor ladder is at 5         100 = Resistor ladder is at 3         010 = Resistor ladder is at 4         011 = Resistor ladder is at 2         011 = Resistor ladder is at 3         010 = Resistor ladder is at 4         011 = Resistor ladder is at 2         011 = Resistor ladder is at 3         010 = Resistor ladder is at 4         011 = Resistor ladder is at 1         000 = Minimum resistance (r         VLCD3PE: LCD Bias 3 Pin E         1 = Bias 3 level is connected         0 = Bias 2 level is internal (ii         VLCD1PE: LCD Bias 1 Pin E         1 = Bias 1 level is connected         0 = Bias 1 level is internal (ii         LRLAP<1:0>: LCD Reference		-       LCDCST2       LCDCST1       LCDCST0         R/W-0       R/W-0       R/W-0       U-0         LRLAP0       LRLBP1       LRLBP0          e bit       W = Writable bit       U = Unimplement         POR       '1' = Bit is set       '0' = Bit is cleat         LCDIRE: LCD Internal Reference Enable bit       1 = Internal LCD reference is enabled and connected to th         0 = Internal LCD reference is disabled       Unimplemented: Read as '0'         LCDCST<2:0>: LCD Contrast Control bits         Selects the Resistance of the LCD Contrast Control Resist         111 = Resistor ladder is at 6/7th of maximum resistance         101 = Resistor ladder is at 5/7th of maximum resistance         102 = Resistor ladder is at 3/7th of maximum resistance         103 = Resistor ladder is at 1/7th of maximum resistance         104 = Resistor ladder is at 1/7th of maximum resistance         105 = Resistor ladder is at 1/7th of maximum resistance         106 = Resistor ladder is at 1/7th of maximum resistance         107 = Resistor ladder is at 1/7th of maximum resistance         108 = Resistor ladder is at 1/7th of maximum resistance         109 = Resistor ladder is at 1/7th of maximum resistance         101 = Resistor ladder is at 1/7th of maximum resistance         102 = Resistor ladder is at 1/7th of maximum resistance		-         LCDCST2         LCDCST1         LCDCST0         VLCD3PE         VLCD2PE           R/W-0         R/W-0         R/W-0         U-0         R/W-0         R/W-0           LRLAP0         LRLBP1         LRLBP0         -         LRLAT2         LRLAT1           e bit         W = Writable bit         U = Unimplemented bit, read as '0'         :         :           :POR         '1' = Bit is set         '0' = Bit is cleared         x = Bit is unkr           LCDIRE: LCD Internal Reference Enable bit         1         Internal LCD reference is enabled and connected to the internal contrast control cir           0 = Internal LCD reference is enabled and connected to the internal contrast control cir         0 = Internal LCD reference is disabled           Unimplemented: Read as '0'         LCDCST-2:0>: LCD Contrast Control Resistor Ladder:         :           111 = Resistor ladder is at 5/7th of maximum resistance         :         :           102 = Resistor ladder is at 4/7th of maximum resistance         :         :           113 = Resistor ladder is at 2/7th of maximum resistance         :         :           114 = Resistor ladder is at 2/7th of maximum resistance         :         :           115 = Resistor ladder is at 2/7th of maximum resistance         :         :           116 = Resistor ladder is at 1/7th of maximum resistance			

### REGISTER 23-5: CLCxGLSH: CLCx GATE LOGIC INPUT SELECT HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N
bit 7	G3D4N	63031	G3D3N	GSD21	GSDZN	G3D11	bit (
Logondu							
Legend: R = Readable	- hit	W = Writchlo	h:+		monted bit rea		
		W = Writable		•	nented bit, rea		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN
bit 15	G4D4T: Gate	4 Data Source	4 True Enable	e bit			
	1 = Data Sou	rce 4 inverted s	ignal is enable	ed for Gate 4			
	0 = Data Sou	rce 4 inverted s	ignal is disabl	ed for Gate 4			
bit 14	G4D4N: Gate	e 4 Data Source	e 4 Negated Er	nable bit			
		rce 4 inverted s rce 4 inverted s					
bit 13	G4D3T: Gate	4 Data Source	3 True Enable	e bit			
		rce 3 inverted s rce 3 inverted s					
bit 12		e 4 Data Source	-				
			•				
	<ol> <li>1 = Data Source 3 inverted signal is enabled for Gate 4</li> <li>0 = Data Source 3 inverted signal is disabled for Gate 4</li> </ol>						
bit 11	G4D2T: Gate	4 Data Source	2 True Enable	e bit			
		rce 2 inverted s rce 2 inverted s					
bit 10		e 4 Data Source	•				
	1 = Data Sou	rce 2 inverted s rce 2 inverted s	ignal is enable	ed for Gate 4			
bit 9		4 Data Source	•				
	1 = Data Sou	rce 1 inverted s	ignal is enable	ed for Gate 4			
bit 8		e 4 Data Source	-				
	1 = Data Sou	rce 1 inverted s	ignal is enable	ed for Gate 4			
hit 7		rce 1 inverted s 3 Data Source	•				
bit 7	1 = Data Sou	rce 4 inverted s	ignal is enable	ed for Gate 3			
L:1 0		rce 4 inverted s	-				
bit 6	1 = Data Sou	e 3 Data Source rce 4 inverted s	ignal is enable	ed for Gate 3			
	0 = Data Sou	rce 4 inverted s	ignal is disabl	ed for Gate 3			
bit 5		3 Data Source					
		rce 3 inverted s rce 3 inverted s					
bit 4	G3D3N: Gate	e 3 Data Source	e 3 Negated Ei	nable bit			
	1 = Data Sou	0.1					

## REGISTER 29-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 4 **CREF:** Comparator Reference Select bit (non-inverting input)
  - 1 = Non-inverting input connects to the internal CVREF voltage
  - 0 = Non-inverting input connects to the CxINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
  - 11 = Inverting input of the comparator connects to the internal selectable reference voltage specified by the CVREFM<1:0> bits in the CVRCON register
  - 10 = Inverting input of the comparator connects to the CxIND pin
  - 01 = Inverting input of the comparator connects to the CxINC pin
  - 00 = Inverting input of the comparator connects to the CxINB pin

#### REGISTER 29-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL	_	—	—	—	C3EVT	C2EVT	C1EVT
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
—	—	—	—	—	C3OUT	C2OUT	C1OUT
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

bit 15	CMIDL: Comparator Stop in Idle Mode bit
	<ul><li>1 = Discontinues operation of all comparators when device enters Idle mode</li><li>0 = Continues operation of all enabled comparators in Idle mode</li></ul>
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).

## REGISTER 33-9: FDS: DEEP SLEEP CONFIGURATION WORD (CONTINUED)

bit 4-0	DSWDTPS<4:0>: Deep Sleep Watchdog Timer Postscaler Select bits
	11111 = 1:68,719,476,736 (25.7 days)
	11110 = 1:34,359,738,368(12.8 days)
	11101 = 1:17,179,869,184 (6.4 days)
	11100 = 1:8,589,934592 (77.0 hours)
	11011 = 1:4,294,967,296 (38.5 hours)
	11010 = 1:2,147,483,648 (19.2 hours)
	11001 = 1:1,073,741,824 (9.6 hours)
	11000 = 1:536,870,912 (4.8 hours)
	10111 = 1:268,435,456 (2.4 hours)
	10110 = 1:134,217,728 (72.2 minutes)
	10101 = 1:67,108,864 (36.1 minutes)
	10100 = 1:33,554,432 (18.0 minutes)
	10011 = 1:16,777,216 (9.0 minutes)
	10010 = 1:8,388,608 (4.5 minutes)
	10001 = 1:4,194,304 (135.3s)
	10000 = 1:2,097,152 (67.7s)
	01111 = 1:1,048,576 (33.825s)
	01110 = 1:524,288 (16.912s)
	01101 = 1:262,114 (8.456s)
	01100 = 1:131,072 (4.228s)
	01011 = 1:65,536 (2.114s)
	01010 = 1:32,768 (1.057s)
	01001 = 1:16,384 (528.5 ms)
	01000 = 1:8,192 (264.3 ms)
	00111 = 1:4,096 (132.1 ms)
	00110 = 1:2,048 (66.1 ms)
	00101 = 1:1,024 (33 ms)
	00100 = 1:512 (16.5 ms)
	00011 = 1:256 (8.3 ms)
	00010 = 1:128 (4.1 ms)
	00001 = 1:64 (2.1  ms)
	00000 = 1:32 (1 ms)

DC CHARACTERISTICS			Standard Operating Conditions: Operating temperature				ns: 2.0V to 3.6V (unless otherwise stated) -40°C $\leq$ Ta $\leq$ +85°C for Industrial		
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
	Vol	Output Low Voltage							
DO10		I/O Ports	_	—	0.4	V	IOL = 6.6 mA, VDD = 3.6V		
			_	—	0.4	V	IOL = 5.0 mA, VDD = 2V		
DO16		OSCO/CLKO	_	—	0.4	V	IOL = 6.6 mA, VDD = 3.6V		
			_	—	0.4	V	IOL = 5.0 mA, VDD = 2V		
	Vон	Output High Voltage							
DO20		I/O Ports	3.0	—	—	V	IOH = -3.0 mA, VDD = 3.6V		
			2.4	—	—	V	IOH = -6.0 mA, VDD = 3.6V		
			1.65	—	—	V	IOH = -1.0 mA, VDD = 2V		
			1.4	—	—	V	IOH = -3.0 mA, VDD = 2V		
DO26		OSCO/CLKO	2.4	—	—	V	IOH = -6.0 mA, VDD = 3.6V		
			1.4	—	_	V	Iон = -1.0 mA, VDD = 2V		

#### TABLE 36-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

#### TABLE 36-10: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS				Standard Operating Conditions:2.0V to 3.6V (unless otherwise stateOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	20000	—	_	E/W	-40°C to +85°C		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D132B		VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D133A	Tiw	Self-Timed Word Write Cycle Time	_	20	—	μS			
		Self-Timed Row Write Cycle Time	_	1.5	—	ms			
D133B	TIE	Self-Timed Page Erase Time	20	-	40	ms			
D134	TRETD	Characteristic Retention	20	—	—	Year	If no other specifications are violated		
D135	IDDP	Supply Current During Programming	_	5		mA			

**Note 1:** Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

NOTES: