

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP/PSP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b/12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb406t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Mem	nory	iory		log P	eriphe	erals			Digita	al Per	ipher	als					els)	L L
Device	Program (bytes)	Data (bytes)	Pins	10/12-Bit A/D (ch)	10-Bit DAC	Comparators	CTMU	MCCP/SCCP	16/32-Bit Timers	NWM-DO/DI	I ² C	IdS		dSdJ/dWd3	CLC	DIO ASU	Crypto Engine	LCD Controller (pixels)	Deep Sleep + VBAT
PIC24FJ256GA412	256K	16K	121	24	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Ν	Y	512	Y
PIC24FJ256GA410	256K	16K	100	24	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Ν	Y	480	Υ
PIC24FJ256GA406	256K	16K	64	16	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Ν	Υ	248	Y
PIC24FJ128GA412	128K	16K	121	24	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Ν	Y	512	Y
PIC24FJ128GA410	128K	16K	100	24	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Ν	Y	480	Υ
PIC24FJ128GA406	128K	16K	64	16	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Ν	Y	248	Y
PIC24FJ64GA412	64K	8K	121	24	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Ν	Y	512	Υ
PIC24FJ64GA410	64K	8K	100	24	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Ν	Y	480	Y
PIC24FJ64GA406	64K	8K	64	16	1	3	Υ	1/6	31/15	6/6	3	4	6	Υ	4	Ν	Υ	248	Υ
PIC24FJ256GB412	256K	16K	121	24	1	3	Υ	1/6	31/15	6/6	3	4	6	Υ	4	Υ	Υ	512	Υ
PIC24FJ256GB410	256K	16K	100	24	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Y	Y	480	Y
PIC24FJ256GB406	256K	16K	64	16	1	3	Υ	1/6	31/15	6/6	3	4	6	Υ	4	Υ	Υ	240	Υ
PIC24FJ128GB412	128K	16K	121	24	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Y	Y	512	Υ
PIC24FJ128GB410	128K	16K	100	24	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Υ	Υ	480	Y
PIC24FJ128GB406	128K	16K	64	16	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Υ	Υ	240	Y
PIC24FJ64GB412	64K	8K	121	24	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Υ	Υ	512	Y
PIC24FJ64GB410	64K	8K	100	24	1	3	Y	1/6	31/15	6/6	3	4	6	Υ	4	Y	Y	480	Y
PIC24FJ64GB406	64K	8K	64	16	1	3	Y	1/6	31/15	6/6	3	4	6	Y	4	Y	Y	240	Y

Peripheral Features

- LCD Display Controller:
 - Up to 64 Segments by 8 Commons
 - Internal charge pump and low-power, internal resistor biasing
 Operation in Sleep mode
- Up to Five External Interrupt Sources
- Peripheral Pin Select (PPS); allows Independent I/O Mapping of Many Peripherals
- Six-Channel DMA Supports All Peripheral modules:
 Minimizes CPU overhead and increases data throughput
- Five 16-Bit Timers/Counters with Prescalers:
- Can be paired as 32-bit timers/counters
- Using a combination of Timer, CCP, IC and OC Timers, the Device can be Configured to use up to 31 16-Bit Timers, and up to 15 32-Bit Timers
- Six Input Capture modules, each with a Dedicated
 16-Bit Timer
- Six Output Compare/PWM modules, each with a Dedicated 16-Bit Timer
- Six Single Output CCPs (SCCP) and One Multiple Output CCP (MCCP) modules:
- Independent 16/32-bit time base for each module
- Internal time base and Period registers
- Legacy PIC24F Capture and Compare modes (16 and 32-bit)
- Special variable frequency pulse and Brushless DC Motor (BDCM) Output modes

- Enhanced Parallel Master/Slave Port (EPMP/EPSP)
- Hardware Real-Time Clock/Calendar (RTCC) with Timestamping:
- Tamper detection with timestamping feature and tamper pin
- Runs in Deep Sleep and VBAT modes
- Four 3-Wire/4-Wire SPI modules (support 4 Frame modes) with 8-Level FIFO Buffer
- Three I²C modules support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- Six UART modules:
 - Support RS-485, RS-232 and LIN/J2602
 - On-chip hardware encoder/decoder for IrDA[®]
 - Auto-wake-up on Auto-Baud Detect (ABD)
 - 4-level deep FIFO buffer
- Programmable 32-Bit Cyclic Redundancy Check (CRC) Generator
- Four Configurable Logic Cells (CLCs):
 - Two inputs and one output, all mappable to peripherals or I/O pins
- AND/OR/XOR logic and D/JK flip-flop functions
- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Configurable Open-Drain Outputs on Digital I/O Pins
- 5.5V Tolerant Inputs on Multiple I/O Pins

	Pir	n/Pad Numl	ber			
Pin Function	64-Pin TQFP	100-Pin TQFP	121-Pin TFBGA	I/O	Input Buffer	Description
INT0	46	72	D9	I	ST/STMV	External Interrupt Input 0
IOCA0	—	17	G3	1	ST	PORTA Interrupt-on-Change
IOCA1	_	38	J6	I	ST	1
IOCA2	_	58	H11	I	ST	
IOCA3	—	59	G10	1	ST	
IOCA4	_	60	G11	I	ST	
IOCA5	_	61	G9	I	ST	
IOCA6	_	91	E10	I	ST	
IOCA7	_	92	E11	I	ST	1
IOCA9	-	28	L2	I	ST	1
IOCA10	-	29	K3	I	ST	1
IOCA14	—	66	E11	I	ST	1
IOCA15	_	67	E8	I	ST	1
IOCB0	16	25	K2	1	ST	PORTB Interrupt-on-Change
IOCB1	15	24	K1	I	ST	1
IOCB2	14	23	J2	I	ST	1
IOCB3	13	22	J1	I	ST	1
IOCB4	12	21	H2	I	ST]
IOCB5	11	20	H1	I	ST]
IOCB6	17	26	L1	I	ST	
IOCB7	18	27	J3	I	ST	
IOCB8	21	32	K4	I	ST]
IOCB9	22	33	L4	I	ST]
IOCB10	23	34	H5	I	ST	
IOCB11	24	35	K5	I	ST	
IOCB12	27	41	J7	I	ST	
IOCB13	28	42	L7	I	ST]
IOCB14	29	43	K7	I	ST]
IOCB15	30	44	L8	I	ST]
IOCC1	_	6	D1	I	ST	PORTC Interrupt-on-Change
IOCC2	_	7	E4	I	ST]
IOCC3	—	8	E2	I	ST]
IOCC4	_	9	E1	I	ST]
IOCC12	39	63	F9	I	ST]
IOCC13	47	73	C10	I	ST]
IOCC14	48	74	B11	I	ST]
IOCC15	40	64	F11	I	ST]
Legend: TTL =	TTL input buf	fer			ST = Schmitt T	rigger input buffer

TABLE 1-4: PIC24FJ256GA412 FAMILY PINOUT DESCRIPTION (CONTINUED)

TTL = TTL input buffer Legend: ANA = Analog-level input/output DIG = Digital input/output

ST = Schmitt Trigger input buffer $I^2C = I^2C/SMBus$ input buffer

SMB = SMBus

XCVR = Dedicated transceiver

	Pin/Pad Number							
Pin Function	64-Pin TQFP	100-Pin TQFP	121-Pin TFBGA	I/O	Input Buffer	Description		
IOCG0	_	90	A5	1	ST	PORTG Interrupt-on-Change		
IOCG1	_	89	E6	I	ST			
IOCG2	37	57	H10	I	ST	1		
IOCG3	36	56	J11	I	ST	1		
IOCG6	4	10	E3	I	ST	1		
IOCG7	5	11	F4	I	ST]		
IOCG8	6	12	F2	I	ST]		
IOCG9	8	14	F3	I	ST]		
IOCG12	—	96	E17	I	ST			
IOCG13	—	97	E18	I	ST			
IOCG14	—	95	E16	I	ST			
IOCG15	_	1	B2	I	ST			
IOCH1	—	_	B1	I	ST	PORTH Interrupt-on-Change		
IOCH2	_	_	D4	I	ST]		
IOCH3	_		G4	I	ST]		
IOCH4	_		H3	I	ST]		
IOCH5	—	—	H4	I	ST			
IOCH6	_	_	L5	I	ST			
IOCH7	_	_	J5	I	ST			
IOCH8	—	_	H7	Ι	ST			
IOCH9	_	—	J8	Ι	ST			
IOCH10	_	—	J9	Ι	ST			
IOCH11	—	_	G8	I	ST			
IOCH12	—	—	F7	I	ST			
IOCH13	—	—	C9	I	ST			
IOCH14		—	A8	I	ST			
IOCH15		—	F6	I	ST			
IOCJ0	—	—	E13	I	ST	PORTJ Interrupt-on-Change		
IOCJ1		—	E14	I	ST			
LCDBIAS0	3	5	D2	0	ANA	Bias Inputs for LCD Driver Charge Pump		
LCDBIAS1	2	4	C1	0	ANA			
LCDBIAS2	1	3	D3	0	ANA			
LCDBIAS3	17	26	L1	0	ANA			
LVDIN	64	100	E31	I	ANA	Low-Voltage Detect Input		
MCLR	7	13	F1	I	ST/STMV	Master Clear (device Reset) Input. This line is brought low to cause a Reset.		
OC4	54	83	D7	0	DIG	Output Compare 4 Output		
OC5	55	84	C7	0	DIG	Output Compare 5 Output		
OC6	58	87	B6	0	DIG	Output Compare 6 Output		

TABLE 1-4: PIC24FJ256GA412 FAMILY PINOUT DESCRIPTION (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog-level input/output DIG = Digital input/output SMB = SMBus ST = Schmitt Trigger input buffer

 $I^2C = I^2C/SMBus$ input buffer

XCVR = Dedicated transceiver

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.


In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"
- AN1798, "Crystal Selection for Low-Power Secondary Oscillator"

FIGURE 2-5:

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



4.3.5 EXTENDED DATA SPACE (EDS)

The Extended Data Space (EDS) allows PIC24F devices to address a much larger range of data than would otherwise be possible with a 16-bit address range. EDS includes any additional internal data memory not directly accessible by the lower 32-Kbyte data address space and any external memory through the Enhanced Parallel Master Port (EPMP).

In addition, EDS also allows read access to the program memory space. This feature is called Program Space Visibility (PSV) and is discussed in detail in Section 4.4.3 "Reading Data from Program Memory Using EDS".

Figure 4-6 displays the entire EDS space. The EDS is organized as pages, called EDS pages, with one page equal to the size of the EDS window (32 Kbytes). A particular EDS page is selected through the Data Space Read Page register (DSRPAG) or Data Space Write Page register (DSWPAG). For PSV, only the DSRPAG register is used. The combination of the DSRPAG register value and the 16-bit wide data address forms a 24-bit Effective Address (EA). The data addressing range of PIC24FJ256GA412/ GB412 family devices depends on the version of the Enhanced Parallel Master Port (EPMP) implemented on a particular device; this is, in turn, a function of the device pin count. Table 4-13 lists the total memory accessible by each of the devices in this family. For more details on accessing external memory using EPMP, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Enhanced Parallel Master Port (EPMP)"** (DS39730).

TABLE 4-13:	TOTAL ACCESSIBLE DATA
	MEMORY

Family	Internal RAM	External RAM Access Using EPMP
PIC24FJXXXGX406	8 Kbytes	Up to 64 Kbytes
PIC24FJXXXGX410	16 Kbytes	Up to 16 Mbytes
PIC24FJXXXGX412	16 Kbytes	Up to 16 Mbytes

Note: Accessing Page 0 in the EDS window will generate an address error trap as Page 0 is the base data memory (data locations, 0800h to 7FFFh, in the lower Data Space).




FIGURE 4-6: EXTENDED DATA SPACE

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS	—		—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			MATHERR	ADDRERR	STKERR	OSCFAIL	
bit 7							bit C
Legend:							
R = Readab		W = Writable		U = Unimplem			
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15 bit 14-5	NSTDIS: Inter 1 = Interrupt n 0 = Interrupt n Unimplement	nesting is disa nesting is ena t ed: Read as	abled bled '0'				
bit 4	MATHERR: A 1 = Overflow 0 = Overflow	trap has occu		t			
bit 3	ADDRERR: A 1 = Address e 0 = Address e	error trap has					
bit 2	· ·						
bit 1 OSCFAIL: Oscillator Failure Trap Status bit 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred							
bit 0	Unimplement	ted: Read as	ʻ0'				

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0
U5RXIE	RTCTSIE	I2C3BCIE	—	_	FSTIE		_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	CCT2IE	CCT1IE	LCDIE	CLC4IE	CLC3IE	CLC2IE	CLC1IE
bit 7							bit (
Legend:							
R = Readable		W = Writable I	oit	•	nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
L:4 / F			4 4 	- 1-:4			
bit 15		RT5 Receiver In request is enab	•	e bit			
		request is enact					
bit 14	•	CC Timestamp		able bit			
	1 = Interrupt	request is enab	led				
	•	request is not e					
bit 13		C3 Bus Collisio		able bit			
		request is enab request is not e					
bit 12-11	•	ted: Read as '0					
bit 10	-	Self-Tune Interr		t			
		request is enab	•	•			
	0 = Interrupt	request is not e	nabled				
bit 9-7	Unimplemen	ted: Read as 'o)'				
bit 6		P2 Timer Interr	•	t			
		request is enab					
L:4 F	-	request is not e		1			
bit 5		CP1 Timer Interr request is enab		t			
		request is enact					
bit 4	•	Controller Interi		t			
		request is enab					
	0 = Interrupt	request is not e	nabled				
bit 3		4 Interrupt Ena					
		request is enab request is not e					
bit 2		3 Interrupt Ena					
		request is enab					
		request is not e					
bit 1	CLC2IE: CLC	2 Interrupt Ena	ble bit				
	•	request is enab					
	0 = Interrupt	request is not a	nahled				
	-	-					
bit 0	CLC1IE: CLC	1 Interrupt Ena request is enab	ble bit				

REGISTER 8-20: IEC6: INTERRUPT ENABLE CONTROL REGISTER 6

REGISTER 8-21: IEC7: INTERRUPT ENABLE CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	_		—	—	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		JTAGIE	U6ERIE	U6TXIE	U6RXIE	U5ERIE	U5TXIE	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-6	Unimplemen	ted: Read as '	כי					
bit 5	JTAGIE: JAT	G Interrupt Ena	ble bit					
		request is enat						
	0 = Interrupt	request is not e	enabled					
bit 4	U6ERIE: UAF	RT6 Error Interr	upt Enable bit					
		1 = Interrupt request has occurred						
	0 = Interrupt	request has no	t occurred					
bit 3		T6 Transmitter	•	ole bit				
		request has oc						
		request has no						
bit 2		RT6 Receiver Ir	•	bit				
	1 = Interrupt	request has oc	curred					

- 0 = Interrupt request has not occurred
- bit 1 U5ERIE: UART5 Error Interrupt Enable bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 U5TXIE: UART5 Transmitter Interrupt Enable bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1TXIP2	SPI1TXIP1	SPI1TXIP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
0-0	SPI1IP2	SPI1IP1	SPI1IP0	0-0	T3IP2	T3IP1	T3IP0
bit 7	011112	OF THE T	OF THE U		1011 2	10111	bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15	Unimplomon	ted: Read as '	۰ ،				
bit 14-12	-	: UART1 Rece		Priority hits			
51(1412		pt is Priority 7 (
	•	. , ,		, ,			
	•						
	001 = Interru	pt is Priority 1					
		pt source is dis	abled				
bit 11	Unimplemen	ted: Read as ')'				
bit 10-8	SPI1TXIP<2:	0>: SPI1 Trans	mit Interrupt P	riority bits			
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
		pt source is dis	abled				
bit 7	Unimplemen	ted: Read as ')'				
bit 6-4	SPI1IP<2:0>:	SPI1 General	Interrupt Prior	ity bits			
	111 = Interru	ot is Priority 7 (highoot priority	•			
			nignest priority	y interrupt)			
	•		nighest phone	y interrupt)			
	•	p: .e :e	nignest priority	y interrupt)			
	• • • 001 = Interru		nignest priority	y interrupt)			
	• • 001 = Interru 000 = Interru			y interrupt)			
bit 3	000 = Interru	pt is Priority 1	abled	y interrupt)			
	000 = Interru Unimplemen	pt is Priority 1 pt source is dis ted: Read as '(abled	y interrupt)			
	000 = Interru Unimplemen T3IP<2:0>: T	pt is Priority 1 pt source is dis ted: Read as 'd imer3 Interrupt	abled)' Priority bits				
	000 = Interru Unimplemen T3IP<2:0>: T	pt is Priority 1 pt source is dis ted: Read as '(abled)' Priority bits				
bit 3 bit 2-0	000 = Interru Unimplemen T3IP<2:0>: T	pt is Priority 1 pt source is dis ted: Read as 'd imer3 Interrupt	abled)' Priority bits				
	000 = Interru Unimplemen T3IP<2:0>: T	pt is Priority 1 pt source is dis ted: Read as '(imer3 Interrupt pt is Priority 7 (abled)' Priority bits				

REGISTER 8-24: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Power-Saving Features with Deep Sleep" (DS39727). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ256GA412/GB412 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked reduces consumed power.

PIC24FJ256GA412/GB412 family devices manage power consumption with five strategies:

- Instruction-Based Power Reduction Modes
- Hardware-Based Power Reduction Features
- Clock Frequency Control
- Software Controlled Doze Mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

10.1 Overview of Power-Saving Modes

In addition to full-power operation, otherwise known as Run mode, the PIC24FJ256GA412/GB412 family of devices offers three Instruction-Based Power-Saving modes and one Hardware-Based mode:

- Idle
- Sleep (Sleep and Low-Voltage Sleep)
- Deep Sleep (without retention)
- VBAT (with and without RTCC)

All four modes can be activated by powering down different functional areas of the microcontroller, allowing progressive reductions of operating and Idle power consumption. In addition, three of the modes can be tailored for more power reduction at a trade-off of some operating features. Table 10-1 lists all of the operating modes in order of increasing power savings. Table 10-2 summarizes how the microcontroller exits the different modes. Specific information is provided in the following sections.

		Active Systems								
Mode	Entry	Core	Peripherals	Data RAM Retention	RTCC ⁽¹⁾	DSGPR0/ DSGPR1 Retention				
Run (default)	N/A	Y	Y	Y	Y	Y				
Idle	Instruction	Ν	Y	Y	Y	Y				
Sleep:										
Sleep	Instruction	Ν	S ⁽²⁾	Y	Y	Y				
Low-Voltage Sleep	Instruction + RETEN bit	Ν	S ⁽²⁾	Y	Y	Y				
Deep Sleep:										
Deep Sleep	Instruction + DSEN bit	Ν	Ν	Ν	Y	Y				
VBAT:										
with RTCC	Hardware	Ν	Ν	Ν	Y	Y				

TABLE 10-1: OPERATING MODES FOR PIC24FJ256GA412/GB412 FAMILY DEVICES

Note 1: If RTCC is otherwise enabled in firmware.

2: A select peripheral can operate during this mode from LPRC or some external clock.

11.4 Interrupt-on-Change (IOC)

The interrupt-on-change function of the I/O ports allows the PIC24FJ256GA412/GB412 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on any of the input port pins. This feature is capable of detecting input Change-of-States, even in Sleep mode when the clocks are disabled.

Interrupt-on-change functionality is globally enabled by setting the IOCON bit in the PADCON register (Register 11-1). Functionality is then enabled for a particular pin by setting the IOCPx and/or IOCNx register bit for that pin. Setting a value of '1' in the IOCPx register enables interrupts for low-to-high transitions, while setting a value of '1' in the IOCNx register enables interrupts for high-to-low transitions. Setting a value of '1' in both register bits will enable interrupts for either case (e.g., a pulse on the pin will generate two interrupts).

When an interrupt request is generated for a pin, the corresponding status flag bit in the IOCFx register will be set, indicating that a Change-of-State occurred on that pin. The IOCFx register bit will remain set until cleared by writing a zero to it. When any IOCFx flag bit in a given port is set, the corresponding IOCPxF bit in the IOCSTAT register (Register 11-2) will also be set. This flag indicates that a change was detected on one of the bits on the given port. The IOCPxF flag will be cleared when all IOCFx

Multiple individual status flags can be cleared by writing a zero to one or more bits using a Read-Modify-Write operation. If another edge is detected on a pin whose status bit is being cleared during the Read-Modify-Write sequence, the associated change flag will still be set at the end of the Read-Modify-Write sequence. The user should use the instruction sequence (or equivalent) shown in Example 11-1 to clear the Interrupt-on-Change Status registers.

At the end of this sequence, the W0 register will contain a zero for each bit for which the port pin had a change detected. In this way, any indication of a pin changing will not be lost.

Due to the asynchronous and real-time nature of the interrupt-on-change, the value read on the port pins may not indicate the state of the port when the change was detected, as a second change can occur during the interval between clearing the flag and reading the port. It is up to the user code to handle this case if it is a possibility in their application. To keep this interval to a minimum, it is recommended that any code modifying the IOCFx registers be run either in the interrupt handler or with interrupts disabled.

11.4.1 PULL-UPS AND PULL-DOWNS

Each IOC pin has both a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source connected to the pin, while the pull-downs act as a current sink connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected.

The pull-ups and pull-downs are separately enabled using the IOCPUx registers (for pull-ups) and the IOCPDx registers (for pull-downs). Each IOC pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.

Note: Pull-ups and pull-downs on pins should always be disabled whenever the pin is configured as a digital output.

EXAMPLE 11-1: IOC STATUS READ/CLEAR IN ASSEMBLY

MOV 0xFFFF,	; Initial mask value 0xFFFF -> W0
XOR IOCFx, W	; WO has '1' for each bit set in IOCFx
AND IOCFx	; IOCFx & WO ->IOCFx

EXAMPLE 11-2: PORT READ/WRITE IN ASSEMBLY

ĺ	MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
	MOV	W0, TRISB	; and PORTB<7:0> as outputs
	NOP		; Delay 1 cycle
	BTSS	PORTB, #13	; Next Instruction

EXAMPLE 11-3: PORT READ/WRITE IN 'C'

TRISB = 0xFF00;	// Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
Nop();	// Delay 1 cycle
<pre>If (PORTBbits.RB13){ };</pre>	// Next Instruction

REGISTE	R 13-1: TxCC	ON: TIMER2 A	ND TIMER4	CONTROL R	EGISTER ⁽¹⁾)				
R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
TON	—	TSIDL	_		—	TECS1 ⁽²⁾	TECS0 ⁽²⁾			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0			
_	TGATE	TCKPS1	TCKPS0	T32 (3)	—	TCS ⁽²⁾	—			
bit 7							bit C			
Legend:										
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'				
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	TON: Timerx When TxCOI 1 = Starts 32: 0 = Stops 32: When TxCOI 1 = Starts 16: 0 = Stops 16:	<u>N<3> = 1:</u> -bit Timerx/y -bit Timerx/y <u>N<3> = 0:</u> -bit Timerx								
bit 14	-	ted: Read as '	0'							
bit 13	TSIDL: Timerx Stop in Idle Mode bit									
	1 = Discontin	iues module op	eration when de		e mode					
bit 12-10		nted: Read as '								
bit 9-8	When TCS = 11 = Generic 10 = LPRC C 01 = TxCK e 00 = SOSC When TCS =	1: Timer (TMRCP Dscillator xternal clock inp 0:	ed Clock Source <) external inpu put Fimer is clocked	t						
bit 7		nted: Read as '			,	(, ,				
bit 6	When TCS = This bit is ign When TCS = 1 = Gated tin	<u>1:</u> ored.		Enable bit						
bit 5-4			Clock Prescale	Select bits						
Note 1:	Changing the val reset and is not r		hile the timer is	running (TON	= 1) causes	the timer presca	le counter to			
2: 3:	If TCS = 1 and T to an available R In T4CON, the T4 T5CON control b	Pn/RPIn pin. Fo 45 bit is implem	or more informa ented instead o	tion, see Sect i f T32 to select	ion 11.5 "Per	ipheral Pin Sel	ect (PPS)".			

R/W-0	U-0	R/W-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0			
CCPON	_	CCPSIDL	_	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0			
bit 7							bit 0			
<u> </u>										
Legend:		r = Reserved								
R = Readable		W = Writable	Dit	•	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN			
bit 15		[⊃] x Module Enal	ala hit							
DIL 15				node specified h	w the MOD<3.	0> control bits				
	 1 = Module is enabled with an operating mode specified by the MOD<3:0> control bits 0 = Module is disabled 									
bit 14	Unimplemen	ted: Read as 'd)'							
bit 13	-	CPx Stop in Idle								
	1 = Discontinues module operation when device enters Idle mode									
	0 = Continue	s module opera	ation in Idle mo	ode						
bit 12	Reserved: M	aintain as '0'								
bit 11	TMRSYNC: Time Base Clock Synchronization bit									
	1 = Asynchronous module time base clock is selected and synchronized to the internal system clocks									
	(CLKSEL<2:0> \neq 000) 0 = Synchronous module time base clock is selected and does not require synchronization									
		_<2:0> = 000)		JUN 13 SEIEULE		not require s	ynchionization			
bit 10-8	CLKSEL<2:0	>: CCPx Time	Base Clock Se	elect bits						
	111 = External TCKIB input									
	110 = External TCKIA input									
	101 = CLC1 100 = 2 * System Clock									
	011 = CLCx output, as determined by the MCCPx or SCCPx module (see Table 14-5)									
	010 = Secondary Oscillator (SOSC)									
	001 = Reference clock (REFO) 000 = System clock (Tcy)									
bit 7-6	-	: Time Base Pr	onnala Salaat	hita						
DIL 7-0	11 = 1:64 Pre		escale Select	DIIS						
	10 = 1:16 Pre									
	01 = 1:4 Prescaler									
	00 = 1:1 Pres	scaler								
bit 5		ime Base Selec								
		bit time base for bit time babse for bit time base for bit time base for bit time ba								
bit 4	CCSEL: Capi	ture/Compare N	lode Select bi	t						
		pture periphera								
	0 = Output C	ompare/PWM/	Timer peripher	al (exact functio	on is selected b	by the MOD<3:	0> bits)			

REGISTER 14-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS

R-0, HSC	R-0, HSC	R-0, HSC	U-0	U-0	R/C-0, HSC	R-0, HSC	R-0, HSC				
ACKSTAT	TRSTAT	ACKTIM	—		BCL	GCSTAT	ADD10				
bit 15		·		·			bit 8				
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC				
IWCOL	I2COV	D/A	P	S	R/W	RBF	TBF				
bit 7							bit 0				
Legend:		C = Clearable	bit	HSC = Hardw	are Settable/Cl	earable bit					
R = Readable	e bit	W = Writable	oit	U = Unimplem	nented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwa	re Settable bit				
bit 15	ACKSTAT: Ad	cknowledge Sta	itus bit (update	ed in all Master	and Slave mod	es)					
	1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave										
bit 14		•		ng as I ² C maste	er; applicable to	o master transi	nit operation)				
		ansmit is in prog ansmit is not in		ACK)			. ,				
bit 13	ACKTIM: Acknowledge Time Status bit (valid in I ² C Slave mode only)										
				sequence, set d on 9th rising e			lock				
bit 12-11	Unimplemen	ted: Read as ')'								
bit 10	BCL: Bus Collision Detect bit (Master/Slave mode; cleared when I^2C module is disabled, I2CEN = 0)										
		lision has been ollision has bee		ig a master or s	lave transmit o	peration					
bit 9	GCSTAT: General Call Status bit (cleared after Stop detection)										
	1 = General c	all address was all address was	s received								
bit 8				after Stop dete	ction)						
	1 = 10-bit add	lress was matc lress was not n	hed	-	,						
bit 7											
on 7	1 = An attem	 WCOL: I2Cx Write Collision Detect bit An attempt to write to the I2CxTRN register failed because the I²C module is busy; must be cleared in software 									
	0 = No collisi	on									
bit 6			I2COV: I2Cx Receive Overflow Flag bit								
DILO	1 = A byte was received while the I2CxRCV register is still holding the previous byte; I2COV is a "don't care" in Transmit mode, must be cleared in software										
bit 0	care" in T	ransmit mode,			holding the pre	evious byte; I20	COV is a "don't				
	care" in T 0 = No overfl	ransmit mode, ow	must be cleare	ed in software	holding the pre	evious byte; I20	COV is a "don't				
bit 5	care" in T 0 = No overfl D/A: Data/Ad 1 = Indicates	ransmit mode, ow dress bit (when that the last by	must be cleare operating as I te received was	ed in software ² C slave) s data		evious byte; I20	COV is a "don't				
	care" in T 0 = No overfl D/A: Data/Ad 1 = Indicates	ransmit mode, ow dress bit (when that the last by that the last by	must be cleare operating as I te received was	ed in software ² C slave)		evious byte; I20	COV is a "don't				

REGISTER 18-3: I2CxSTAT: I2Cx STATUS REGISTER

REGISTER 19-1: UXMODE: UARTX MODE REGISTER

bit 7 Legend: R = Readable bi -n = Value at PC bit 15 U/ 1 = 0 = bit 14 Ur bit 13 US 1 = 0 = bit 12 IR 1 = 0 = bit 12 R	_	USIDL	IREN ⁽²⁾	RTSMD		UEN1	UEN0			
R/W-0, HC WAKE bit 7 Legend: R = Readable bi -n = Value at PC bit 15 U/ bit 15 U/ bit 13 US bit 13 US bit 12 IR bit 11 R							• =•			
WAKE bit 7 Legend: R = Readable bi -n = Value at PC bit 15 U/ bit 15 U/ bit 15 U/ bit 15 U/ bit 14 Ur bit 13 US bit 12 IR 1 0 bit 12 IR 1 0 bit 11 R							bit 8			
WAKE bit 7 Legend: R = Readable bi -n = Value at PC bit 15 U/ bit 15 U/ bit 15 U/ bit 15 U/ bit 14 Ur bit 13 US bit 12 IR 1 0 bit 12 IR 1 0 bit 11 R										
bit 7 Legend: R = Readable bi -n = Value at PC bit 15 U/ bit 15 U/ bit 14 bit 13 US bit 12 li bit 12 li bit 12 li bit 12 li bit 13 Legend: 0 = 0 0 = 0 0 0 = 0 0 = 0 0 = 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
Legend: R = Readable bi -n = Value at PC bit 15 U/ bit 15 U/ bit 14 Ur bit 13 US bit 12 IR 1 0 bit 12 R	PBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL			
R = Readable bi -n = Value at PC bit 15 U/ 1 = 0 = bit 14 Ur bit 13 US 1 = 0 = bit 12 IR 1 = 0 = bit 12 R					1		bit 0			
R = Readable bi -n = Value at PC bit 15 U/ 1 = 0 = bit 14 Ur bit 13 US 1 = 0 = bit 12 IR 1 = 0 = bit 12 R										
-n = Value at PC		HC = Hardware	e Clearable bit							
bit 15 U/ 1 : 0 : bit 14 Ur bit 13 US 1 : 0 : bit 12 IR 1 : 0 : bit 11 R	t	W = Writable b	it	U = Unimplem	nented bit, read	l as '0'				
bit 14 Ur bit 13 US bit 12 IR 13 bit 12 R	R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 14 Ur bit 13 US bit 12 IR 13 bit 12 R										
0 = bit 14 Ur bit 13 Us 1 = 0 = bit 12 IR 1 = 0	RTEN: UA	RTx Enable bit	1)							
bit 14 Ur bit 13 Us 1 = 0 = bit 12 IR 1 = 0 = 0 = bit 11 R		enabled; all UA								
bit 13 US 1 = 0 = bit 12 IR 1 = 0 = 0 = bit 11 R		disabled; all UAF	•	ontrolled by port I	atches; UARTx	power consump	otion is minimal			
bit 12 IR 1 : 0 : 0 : bit 11 R	-	ted: Read as '0								
0 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 =		Tx Stop in Idle M								
bit 12 IR 1 : 0 : bit 11 R	1 = Discontinues module operation when device enters Idle mode									
1 : 0 : bit 11 R1	 0 = Continues module operation in Idle mode IREN: IrDA[®] Encoder and Decoder Enable bit⁽²⁾ 									
0 : bit 11 R	IREN: IrDA® Encoder and Decoder Enable bit* 1 = IrDA encoder and decoder are enabled									
	0 = IrDA encoder and decoder are disabled									
	RTSMD: Mode Selection for UxRTS Pin bit									
Τ :	$1 = \overline{\text{UxRTS}}$ pin is in Simplex mode									
0 :	= UxRTS pi	n is in Flow Cor	trol mode							
bit 10 Ur	implemen	ted: Read as '0	,							
		ARTx Enable bi								
		IxRX and UxBC				s controlled by p	oort latches			
	10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by port latches									
	01 = UXTX, UXRX and UXRTS pins are enabled and used; UXCTS pin is controlled by port latches 00 = UXTX and UXRX pins are enabled and used; UXCTS and UXRTS/UXBCLK pins are controlled by pol									
	latches									
bit 7 W	AKE: Wake	-up on Start Bit	Detect During	Sleep Mode E	nable bit					
1:	1 = UARTx continues to sample the UxRX pin; interrupt is generated on the falling edge, bit is cleared									
0 :	in hardware on the following rising edge									
	 0 = No wake-up is enabled LPBACK: UARTx Loopback Mode Select bit 									
		-								
	1 = Enables Loopback mode 0 = Loopback mode is disabled									
bit 5 Al	BAUD: Auto	-Baud Enable b	oit							
1 :	Enables	baud rate meas	urement on th	ne next characte	er – requires re	eception of a Sy	nc field (55h);			
		hardware upor	•							
0 :	= Baud rate	e measurement	is disabled or	completed						
	RTEN = 1, 1	the peripheral ir	puts and outp	uts must be co	ofigured to an a	available RPn/R	Din nin Eor			
more 2: This t							Fili pili. Fui			

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 20-19: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
BTSEF	—	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF
						EOFEF	
bit 7		•	•				bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	K = Write '1' to Clear bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	BTSEF: Bit Stuff Error Flag bit
	1 = Bit stuff error has been detected
	0 = No bit stuff error has been detected
bit 6	Unimplemented: Read as '0'
bit 5	DMAEF: DMA Error Flag bit
	 1 = A USB DMA error condition is detected; the data size indicated by the BD byte count field is less than the number of received bytes, the received data is truncated 0 = No DMA error
bit 4	BTOEF: Bus Turnaround Time-out Error Flag bit
	1 = Bus turnaround time-out has occurred
	0 = No bus turnaround time-out has occurred
bit 3	DFN8EF: Data Field Size Error Flag bit
	1 = Data field was not an integral number of bytes
	0 = Data field was an integral number of bytes
bit 2	CRC16EF: CRC16 Failure Flag bit
	1 = CRC16 failed
	0 = CRC16 passed
bit 1	For Device Mode:
	CRC5EF: CRC5 Host Error Flag bit
	1 = Token packet is rejected due to CRC5 error
	0 = Token packet is accepted (no CRC5 error) For Host Mode:
	EOFEF: End-of-Frame (EOF) Error Flag bit
	1 = End-of-Frame error has occurred
	0 = End-of-Frame interrupt is disabled
bit 0	PIDEF: PID Check Failure Flag bit
	1 = PID check failed
	0 = PID check passed
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause
1	all set bits, at the moment of the write, to become cleared.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
PTWREN	PTRDEN	PTBE1EN	PTBE0EN	_	AWAITM1	AWAITM0	AWAITE			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PTEN22 ⁽¹⁾	PTEN21 ⁽¹⁾	PTEN20 ⁽¹⁾	PTEN19 ⁽¹⁾	PTEN18 ⁽¹⁾	PTEN17 ⁽¹⁾	PTEN16 ⁽¹⁾			
bit 7				•	•	·	bit 0			
Legend:										
R = Readable	e bit	W = Writable	oit	U = Unimplem	nented bit, read	1 as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	nown			
bit 15	PTWREN: Pa	arallel Master P	ort Write/Enabl	e Strobe Port E	Enable bit					
		1 = PMWR/PMENB port is enabled								
	0 = PMWR/P	MENB port is o	lisabled							
bit 14		rallel Master Po		Strobe Port En	able bit					
	1 = PMRD/PMWR port is enabled 0 = PMRD/PMWR port is disabled									
		•								
bit 13		arallel Master F	ort High Nibble	e/Byte Enable I	Port Enable bit					
		port is enabled								
bit 12	-	arallel Master F	ort I ow Nibble	/Ryte Enable F	Port Enable bit					
511 12		port is enabled								
		port is disabled								
bit 11	Unimplemen	ted: Read as 'o)'							
bit 10-9	AWAITM<1:0	>: Address Lat	ch Strobe Wait	States bits						
	11 = Wait of 3	3½ TCY								
	10 = Wait of 2									
	01 = Wait of									
	00 = Wait of !									
bit bit 8		dress Hold After	Address Latcl	h Strobe Wait S	states bit					
	1 = Wait of 1 0 = Wait of 1/2	,								
bit 7		ted: Read as '0)'							
bit 6-0	-	: EPMP Addre		hits(1)						
510-0		:16> function as								
		:16> function as								
N			•		A 400/05 400					

REGISTER 21-3: PMCON3: EPMP CONTROL REGISTER 3

Note 1: These bits are not available in 64-pin devices (PIC24FJXXXGA406/GB406).

NOTES:

30.0 COMPARATOR VOLTAGE REFERENCE


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Dual Comparator Module" (DS39710). The information in this data sheet supersedes the information in the FRM.

30.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 30-1). The comparator voltage reference provides a range of output voltages with 32 distinct levels. The comparator reference supply voltage can come from either VDD and VSs or the external CVREF+ and CVREF- pins. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.





REGISTER 33-6: FWDT: WATCHDOG TIMER CONFIGURATION WORD (CONTINUED)

- bit 3-0 WDTPS<3:0>: Watchdog Timer Postscaler Select bits 1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16
 - 0011 = 1:8 0010 = 1:4
 - 0010 1.40001 = 1:2
 - 0000 = 1:1