



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP/PSP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	101
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb412t-i-bg">https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb412t-i-bg</a>

# PIC24FJ256GA412/GB412 FAMILY

## 2.4 Voltage Regulator Pin (VCAP)


A low-ESR ( $< 5\Omega$ ) capacitor is required on the VCAP pin to stabilize the output voltage of the on-chip voltage regulator. The VCAP pin must not be connected to VDD and must use a capacitor of 10  $\mu\text{F}$  connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specification can be used.

The placement of this capacitor should be close to VCAP. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 36.0 “Electrical Characteristics”** for additional information.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

Refer to **Section 33.2 “On-Chip Voltage Regulator”** for details on connecting and using the on-chip regulator.

**FIGURE 2-3: FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED VCAP**



**TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS**

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 $\mu\text{F}$	$\pm 10\%$	16V	-55 to +125°C
TDK	C3216X5R1C106K	10 $\mu\text{F}$	$\pm 10\%$	16V	-55 to +85°C
Panasonic	ECJ-3YX1C106K	10 $\mu\text{F}$	$\pm 10\%$	16V	-55 to +125°C
Panasonic	ECJ-4YB1C106K	10 $\mu\text{F}$	$\pm 10\%$	16V	-55 to +85°C
Murata	GRM32DR71C106KA01L	10 $\mu\text{F}$	$\pm 10\%$	16V	-55 to +125°C
Murata	GRM31CR61C106KC31L	10 $\mu\text{F}$	$\pm 10\%$	16V	-55 to +85°C

# PIC24FJ256GA412/GB412 FAMILY

## 4.3.5.1 Data Read from EDS

In order to read the data from the EDS space, first, an Address Pointer is set up by loading the required EDS page number into the DSRPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, the EDS window is enabled by setting bit 15 of the Working register assigned with the offset address; then, the contents of the pointed EDS location can be read.


Figure 4-7 illustrates how the EDS space address is generated for read operations.

When the Most Significant bit (MSb) of EA is '1' and DSRPAG<9> = 0, the lower 9 bits of DSRPAG are concatenated to the lower 15 bits of the EA to form a 24-bit EDS space address for read operations.

Example 4-1 shows how to read a byte, word and double-word from EDS.

**Note:** All read operations from EDS space have an overhead of one instruction cycle. Therefore, a minimum of two instruction cycles is required to complete an EDS read. EDS reads under the `REPEAT` instruction; the first two accesses take three cycles and the subsequent accesses take one cycle.

**FIGURE 4-7: EDS ADDRESS GENERATION FOR READ OPERATIONS**



**EXAMPLE 4-1: EDS READ CODE IN ASSEMBLY**

```
; Set the EDS page from where the data to be read
mov    #0x0002, w0
mov    w0, DSRPAG    ;page 2 is selected for read
mov    #0x0800, w1    ;select the location (0x800) to be read
bset   w1, #15        ;set the MSB of the base address, enable EDS mode

;Read a byte from the selected location
mov.b   [w1++], w2    ;read Low byte
mov.b   [w1++], w3    ;read High byte

;Read a word from the selected location
mov     [w1], w2      ;

;Read Double - word from the selected location
mov.d   [w1], w2      ;two word read, stored in w2 and w3
```

# PIC24FJ256GA412/GB412 FAMILY

## REGISTER 6-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/S-0, HC <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R-0, HSC <sup>(1)</sup>	R/W-0	R/C-0, HSC <sup>(2)</sup>	R-0	U-0	U-0
WR	WREN	WRERR	NVMPIDL	SFTSWP	P2ACTIV	—	—
bit 15						bit 8	

U-0	U-0	U-0	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>
—	—	—	—	NVMOP3 <sup>(3)</sup>	NVMOP2 <sup>(3)</sup>	NVMOP1 <sup>(3)</sup>	NVMOP0 <sup>(3)</sup>
bit 7						bit 0	

<b>Legend:</b>	S = Settable bit	U = Unimplemented, read as '0'
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
C = Clearable bit	HC = Hardware Clearable bit	x = Bit is unknown

- bit 15 **WR:** Write Control bit<sup>(1)</sup>  
 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is cleared by hardware once the operation is complete  
 0 = Program or erase operation is complete and inactive
- bit 14 **WREN:** Write Enable bit<sup>(1)</sup>  
 1 = Enables Flash program/erase operations  
 0 = Inhibits Flash program/erase operations
- bit 13 **WRERR:** Write Sequence Error Flag bit<sup>(1)</sup>  
 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically on any set attempt of the WR bit)  
 0 = The program or erase operation completed normally
- bit 12 **NVMPIDL:** NVM Power-Down in Idle Enable bit  
 1 = Removes power from program memory when device enters Idle mode  
 0 = Keeps program memory powered in Standby mode when device enters Idle mode
- bit 11 **SFTSWP:** Soft Swap Status bit<sup>(2)</sup>  
In Dual Partition Flash Modes (BTMOD<1:0> = 10 or 0x):  
 1 = Partitions have been successfully swapped using the BOOTSWP instruction  
 0 = Awaiting successful partition swap using the BOOTSWP instruction  
In Single Partition Flash Mode (BTMOD<1:0> = 11):  
 Unimplemented, read as '0'.
- bit 10 **P2ACTIV:** Dual Active Partition Status bit  
In Dual Partition Flash Modes (BTMOD<1:0> = 10 or 0x):  
 1 = Partition 2 Flash is the Active Partition  
 0 = Partition 1 Flash is the Active Partition  
In Single Partition Flash Mode (BTMOD<1:0> = 11):  
 Unimplemented, read as '0'.
- bit 9-4 **Unimplemented:** Read as '0'

- Note 1:** These bits can only be reset on a Power-on Reset.  
**2:** Clearable in software, as well as on device Resets.  
**3:** All other combinations of NVMOP<3:0> are unimplemented in this device family.  
**4:** Available only in Dual Partition modes (BTMOD<1:0> = 10 or 0x).

# PIC24FJ256GA412/GB412 FAMILY

## REGISTER 8-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0	r-1	U-0	U-0
—	—	—	—	IPL3 <sup>(1)</sup>	—	—	—
bit 7							bit 0

<b>Legend:</b>	r = Reserved bit	C = Clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared      x = Bit is unknown

- bit 15-4      **Unimplemented:** Read as '0'
- bit 3      **IPL3:** CPU Interrupt Priority Level Status bit<sup>(1)</sup>  
1 = CPU Interrupt Priority Level is greater than 7  
0 = CPU Interrupt Priority Level is 7 or less
- bit 2      **Reserved:** Read as '1'
- bit 1-0      **Unimplemented:** Read as '0'

**Note 1:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level; see Register 3-2 for bit description.

# PIC24FJ256GA412/GB412 FAMILY

---

## REGISTER 8-6: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 3	<b>T1IF:</b> Timer1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 2	<b>OC1IF:</b> Output Compare Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	<b>IC1IF:</b> Input Capture Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	<b>INT0IF:</b> External Interrupt 0 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

# PIC24FJ256GA412/GB412 FAMILY

## REGISTER 8-13: IFS7: INTERRUPT FLAG STATUS REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	JTAGIF	U6ERIF	U6TXIF	U6RXIF	U5ERIF	U5TXIF
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-6 **Unimplemented:** Read as '0'

bit 5 **JTAGIF:** JTAG Controller Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 4 **U6ERIF:** UART6 Error Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 3 **U6TXIF:** UART6 Transmitter Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 2 **U6RXIF:** UART6 Receiver Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 1 **U5ERIF:** UART5 Error Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 0 **U5TXIF:** UART5 Transmitter Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

# PIC24FJ256GA412/GB412 FAMILY

---

## REGISTER 8-15: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 3      **CNIE:** Input Change Notification Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

bit 2      **CMIE:** Comparator Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

bit 1      **M12C1IE:** Master I2C1 Event Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

bit 0      **S12C1IE:** Slave I2C1 Event Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

**Note 1:** If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See **Section 11.5 “Peripheral Pin Select (PPS)”** for more information.



# PIC24FJ256GA412/GB412 FAMILY

## 9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

OSCCON is protected by a write lock to prevent inadvertent clock switches. See **Section 9.4 “Clock Switching Operation”** for more information.

The CLKDIV register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC Oscillator.

The OSCTUN register (Register 9-3) allows the user to fine-tune the FRC Oscillator over a range of approximately  $\pm 1.5\%$ . It also controls the FRC self-tuning features, described in **Section 9.5 “FRC Active Clock Tuning”**.

### REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x <sup>(1)</sup>	R/W-x <sup>(1)</sup>	R/W-x <sup>(1)</sup>
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15				bit 8			
R/SO-0	R/W-0	R-0 <sup>(3)</sup>	U-0	R/CO-0	R/W-0	R/W-0	R/W-0
CLKLOCK	IOLOCK <sup>(2)</sup>	LOCK	—	CF	POSCEN	SOSCEN	OSWEN
bit 7				bit 0			

<b>Legend:</b>	CO = Clearable Only bit	SO = Settable Only bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 **COSC<2:0>:** Current Oscillator Selection bits

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Reserved
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)<sup>(4)</sup>
- 000 = Fast RC Oscillator (FRC)

bit 11 **Unimplemented:** Read as '0'

bit 10-8 **NOSC<2:0>:** New Oscillator Selection bits<sup>(1)</sup>

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Reserved
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)<sup>(4)</sup>
- 000 = Fast RC Oscillator (FRC)

**Note 1:** Reset values for these bits are determined by the FNOSC<sub>x</sub> Configuration bits.

**2:** The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.

**3:** This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

**4:** The default divisor of the postscaler is 2, which will generate a 4 MHz clock to the PLL module.

# PIC24FJ256GA412/GB412 FAMILY

## 9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

**Note:** The Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMODx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

### 9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSMx Configuration bits in the FOSC Configuration Word must be programmed. (Refer to **Section 33.1 “Configuration Bits”** for further details.) If the bits are unmodified, the clock switching function and Fail-Safe Clock Monitor function are disabled; this is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

### 9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

1. If desired, read the COSC<2:0> bits (OSCCON<14:12>) to determine the current oscillator source.
2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
2. If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits value is transferred to the COSCx bits.
6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled) or SOSC (if SOSSEN remains set).

**Note 1:** The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

- 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.

# PIC24FJ256GA412/GB412 FAMILY

**TABLE 10-2: EXITING POWER-SAVING MODES**

Mode	Exit Conditions								Code Execution Resumes
	Interrupts		Resets			RTCC Alarm	WDT	V <sub>DD</sub> Restore <sup>(2)</sup>	
	All	INT0	All	POR	MCLR				
Idle	Y	Y	Y	Y	Y	Y	Y	N/A	Next instruction
Sleep (all modes)	Y	Y	Y	Y	Y	Y	Y	N/A	
Deep Sleep	N	Y	N	Y	Y	Y	Y <sup>(1)</sup>	N/A	Reset vector
VBAT	N	N	N	N	N	N	N	Y	Reset vector

**Note 1:** Deep Sleep WDT.

**2:** A POR or POR-like Reset results whenever VDD is removed and restored in any mode.

## 10.1.1 INSTRUCTION-BASED POWER-SAVING MODES

Three of the power-saving modes are entered through the execution of the `PWRSV` instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution and all peripherals, except RTCC and DSWDT. It also freezes I/O states and removes power to Flash memory, and may remove power to SRAM.

The assembly syntax of the `PWRSV` instruction is shown in Example 10-1. Sleep and Idle modes are entered directly with a single assembler command. Deep Sleep requires an additional sequence to unlock and enable the entry into Deep Sleep, which is described in Section 10.4.1 “Entering Deep Sleep Mode”.

**Note:** `SLEEP_MODE` and `IDLE_MODE` are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to “wake-up”.

The features enabled with the low-voltage/retention regulator result in some changes to the way that Sleep and Deep Sleep modes behave. See Section 10.3 “Sleep Mode” and Section 10.4 “Deep Sleep Mode” for additional information.

### 10.1.1.1 Interrupts Coincident with Power Save Instructions

Any interrupt that coincides with the execution of a `PWRSV` instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

For Deep Sleep mode, interrupts that coincide with the execution of the `PWRSV` instruction may be lost. The microcontroller resets on leaving Deep Sleep and the interrupt will be lost.

Interrupts that occur during the Deep Sleep unlock sequence will interrupt the mandatory five-instruction cycle sequence timing and cause a failure to enter Deep Sleep. For this reason, it is recommended to disable all interrupts during the Deep Sleep unlock sequence.

## EXAMPLE 10-1: `PWRSV` INSTRUCTION SYNTAX

```
// Syntax to enter Sleep mode:
PWRSV    #SLEEP_MODE        ; Put the device into SLEEP mode
//
//Syntax to enter Idle mode:
PWRSV    #IDLE_MODE          ; Put the device into IDLE mode
//
// Syntax to enter Deep Sleep mode:
// First use the unlock sequence to set the DSEN bit (see Example 10-2)
BSET     DCON, #DSEN         ; Enable Deep Sleep
BSET     DCON, #DSEN         ; Enable Deep Sleep(repeat the command)
PWRSV    #SLEEP_MODE        ; Put the device into Deep SLEEP mode
```

# PIC24FJ256GA412/GB412 FAMILY

---

NOTES:

# PIC24FJ256GA412/GB412 FAMILY

## 16.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxRS is greater than PRy, the pin will remain high (100% duty cycle).

See Example 16-1 for PWM mode timing details. Table 16-1 and Table 16-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

### EQUATION 16-2: CALCULATION FOR MAXIMUM PWM RESOLUTION<sup>(1)</sup>

$$\text{Maximum PWM Resolution (bits)} = \frac{\log_{10} \left( \frac{F_{CY}}{F_{PWM} \cdot (\text{Timer Prescale Value})} \right)}{\log_{10}(2)} \text{ bits}$$

**Note 1:** Based on  $F_{CY} = F_{OSC}/2$ ; Doze mode and PLL are disabled.

### EXAMPLE 16-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS<sup>(1)</sup>

1. Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where  $F_{OSC} = 8$  MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.

$$T_{CY} = 2 \cdot T_{OSC} = 62.5 \text{ ns}$$

$$\text{PWM Period} = 1/\text{PWM Frequency} = 1/52.08 \text{ kHz} = 19.2 \text{ ms}$$

$$\text{PWM Period} = (PR2 + 1) \cdot T_{CY} \cdot (\text{Timer2 Prescale Value})$$

$$19.2 \mu\text{s} = (PR2 + 1) \cdot 62.5 \text{ ns} \cdot 1$$

$$PR2 = 306$$

2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:

$$\text{PWM Resolution} = \log_{10}(F_{CY}/F_{PWM})/\log_{10}(2) \text{ bits}$$

$$= (\log_{10}(16 \text{ MHz}/52.08 \text{ kHz})/\log_{10}(2)) \text{ bits}$$

$$= 8.3 \text{ bits}$$

**Note 1:** Based on  $T_{CY} = 2 \cdot T_{OSC}$ ; Doze mode and PLL are disabled.

**TABLE 16-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS ( $F_{CY} = 4$  MHz)<sup>(1)</sup>**

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

**Note 1:** Based on  $F_{CY} = F_{OSC}/2$ ; Doze mode and PLL are disabled.

**TABLE 16-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS ( $F_{CY} = 16$  MHz)<sup>(1)</sup>**

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

**Note 1:** Based on  $F_{CY} = F_{OSC}/2$ ; Doze mode and PLL are disabled.

# PIC24FJ256GA412/GB412 FAMILY

## REGISTER 18-3: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	<b>S:</b> I2Cx Start bit Updated when Start, Reset or Stop is detected; cleared when the I <sup>2</sup> C module is disabled, I2CEN = 0. 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
bit 2	<b>R/W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave) 1 = Read: Indicates the data transfer is output from the slave 0 = Write: Indicates the data transfer is input to the slave
bit 1	<b>RBF:</b> Receive Buffer Full Status bit 1 = Receive is complete, I2CxRCV is full 0 = Receive is not complete, I2CxRCV is empty
bit 0	<b>TBF:</b> Transmit Buffer Full Status bit 1 = Transmit is in progress, I2CxTRN is full (8-bits of data) 0 = Transmit is complete, I2CxTRN is empty

## REGISTER 18-4: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	MSK<9:8>	
bit 15						bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
MSK<7:0>							
bit 7						bit 0	

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared      x = Bit is unknown

bit 15-10	<b>Unimplemented:</b> Read as '0'
bit 9-0	<b>MSK&lt;9:0&gt;:</b> I2Cx Mask for Address Bit x Select bits 1 = Enables masking for bit x of the incoming message address; bit match is not required in this position 0 = Disables masking for bit x; bit match is required in this position

# PIC24FJ256GA412/GB412 FAMILY

**REGISTER 19-5: UxSCCON: UARTx SMART CARD CONTROL REGISTER<sup>(1)</sup>**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	TXRPT1 <sup>(2)</sup>	TXRPT0 <sup>(2)</sup>	CONV	T0PD <sup>(2)</sup>	PTRCL	SCEN
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-6 **Unimplemented:** Read as '0'

bit 5-4 **TXRPT<1:0>:** Transmit Repeat Selection bits<sup>(2)</sup>

11 = Retransmits the error byte four times

10 = Retransmits the error byte three times

01 = Retransmits the error byte twice

00 = Retransmits the error byte once

bit 3 **CONV:** Logic Convention Selection bit

1 = Inverse logic convention

0 = Direct logic convention

bit 2 **T0PD:** Pull-Down Duration for T = 0 Error Handling bit<sup>(2)</sup>

1 = 2 ETUs

0 = 1 ETU

bit 1 **PTRCL:** Smart Card Protocol Selection bit

1 = T = 1 protocol

0 = T = 0 protocol

bit 0 **SCEN:** Smart Card Mode Enable bit

1 = Smart Card mode is enabled if UARTEN (UxMODE<15>) = 1

0 = Smart Card mode is disabled

**Note 1:** This register is only available for UART1 and UART2.

**2:** These bits are applicable to T = 0 only, see the PTRCL bit (UxSCCON<1>).

# PIC24FJ256GA412/GB412 FAMILY

## REGISTER 22-2: LCDREG: LCD CHARGE PUMP CONTROL REGISTER

RW-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
CPEN	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	RW-0	RW-0
—	—	—	—	—	—	CKSEL1	CKSEL0
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15

**CPEN:** 3.6V Charge Pump Enable bit

1 = The regulator generates the highest (3.6V) voltage

0 = Highest voltage in the system is supplied externally (AVDD)

bit 14-2

**Unimplemented:** Read as '0'

bit 1-0

**CLKSEL<1:0>:** Regulator Clock Select Control bits

11 = SOSC

10 = 8 MHz FRC

01 = 31 kHz LPRC

00 = Disables regulator and floats regulator voltage output



# PIC24FJ256GA412/GB412 FAMILY

**REGISTER 27-6: AD1CHS: A/D SAMPLE SELECT REGISTER**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-13 **CH0NB<2:0>**: Sample B Channel 0 Negative Input Select bits

1xx = Unimplemented

011 = Unimplemented

010 = AN1

001 = Unimplemented

000 = VREF-/AVSS

bit 12-8 **CH0SB<4:0>**: Sample B Channel 0 Positive Input Select bits

See Table 27-2 for available options.

bit 7-5 **CH0NA<2:0>**: Sample A Channel 0 Negative Input Select bits

Same definitions as for CH0NB<2:0>.

bit 4-0 **CH0SA<4:0>**: Sample A Channel 0 Positive Input Select bits

Same definitions as for CH0SB<4:0>.

**TABLE 27-2: POSITIVE CHANNEL SELECT OPTIONS (CH0SA<4:0> OR CH0SB<4:0>)**

CH0SA<4:0> or CH0SB<4:0>	Analog Channel	CH0SA<4:0> or CH0SB<4:0>	Analog Channel
11111	V <sub>BAT</sub> /2 <sup>(1)</sup>	01111	AN15
11110	A <sub>VDD</sub> <sup>(1)</sup>	01110	AN14
11101	A <sub>VSS</sub> <sup>(1)</sup>	01101	AN13
11100	V <sub>BG</sub> <sup>(1)</sup>	01100	AN12
11011	Reserved	01011	AN11
11010	Reserved	01010	AN10
11001	CTMU	01001	AN9
11000	CTMU Temperature Sensor <sup>(2)</sup>	01000	AN8
10111	AN23 <sup>(3)</sup>	00111	AN7
10110	AN22 <sup>(3)</sup>	00110	AN6
10101	AN21 <sup>(3)</sup>	00101	AN5
10100	AN20 <sup>(3)</sup>	00100	AN4
10011	AN19 <sup>(3)</sup>	00011	AN3
10010	AN18 <sup>(3)</sup>	00010	AN2
10001	AN17 <sup>(3)</sup>	00001	AN1
10000	AN16 <sup>(3)</sup>	00000	AN0

**Note 1:** These input channels do not have corresponding memory-mapped result buffers.

**2:** Temperature sensor does not require AD1CTMENL<13> to be set.

**3:** These channels are not implemented in 64-pin devices.

## 34.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers (MCU) and dsPIC® digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB® X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM™ Assembler
  - MPLINK™ Object Linker/  
MPLIB™ Object Librarian
  - MPLAB Assembler/Linker/Librarian for  
Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICKit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards,  
Evaluation Kits and Starter Kits
- Third-party development tools

## 34.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows®, Linux and Mac OS® X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window

Project-Based Workspaces:

- Multiple projects
- Multiple tools
- Multiple configurations
- Simultaneous debugging sessions

File History and Bug Tracking:

- Local file history feature
- Built-in support for Bugzilla issue tracker

# PIC24FJ256GA412/GB412 FAMILY

**TABLE 36-11: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS**

Operating Conditions: -40°C < T <sub>A</sub> < +85°C (unless otherwise stated)							
Param No.	Symbol	Characteristics	Min	Typ	Max	Units	Comments
DVR10	V <sub>BG</sub>	Internal Band Gap Reference	—	1.2	—	V	
DVR11	T <sub>BG</sub>	Band Gap Reference Start-up Time	—	1	—	ms	
DVR20	V <sub>RGOUT</sub>	Regulator Output Voltage	—	1.8	—	V	V <sub>DD</sub> > 2.0V
DVR21	C <sub>EFC</sub>	External Filter Capacitor Value	4.7	10	—	μF	Series Resistance < 3Ω recommended; < 5Ω required.
DVR	T <sub>VREG</sub>	Start-up Time	—	10	—	μs	PMSLP = 1 with any POR or BOR
DVR30	V <sub>LVR</sub>	Low-Voltage Regulator Output Voltage	—	1.2	—	V	RETEN = 1, LPCFG = 0

**TABLE 36-12: V<sub>BAT</sub> OPERATING VOLTAGE SPECIFICATIONS**

Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Comments
DVB01	V <sub>BT</sub>	Operating Voltage	1.6	—	3.6	V	Battery connected to the V <sub>BAT</sub> pin, V <sub>BTBOR</sub> = 0
DVB02			V <sub>BATBOR</sub>	—	3.6	V	Battery connected to the V <sub>BAT</sub> pin, V <sub>BTBOR</sub> = 1
DVB10	V <sub>BTADC</sub>	V <sub>BAT</sub> A/D Monitoring Voltage Specification <sup>(1)</sup>	1.6	—	3.6	V	A/D is monitoring the V <sub>BAT</sub> pin using the internal A/D channel

**Note 1:** Measuring the A/D value using the A/D is represented by the equation:  
Measured Voltage = ((V<sub>BAT</sub>/2)/V<sub>DD</sub>) \* 4096 for 12-bit A/D.

**TABLE 36-13: CTMU CURRENT SOURCE SPECIFICATIONS**


DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ T <sub>A</sub> ≤ +85°C for Industrial					
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Comments	Conditions
DCT10	I <sub>OUT1</sub>	CTMU Current Source, Base Range	—	550	—	nA	CTMUCON1L<1:0> = 00	2.5V < V <sub>DD</sub> < V <sub>DDMAX</sub>
DCT11	I <sub>OUT2</sub>	CTMU Current Source, 10x Range	—	5.5	—	μA	CTMUCON1L<1:0> = 01	
DCT12	I <sub>OUT3</sub>	CTMU Current Source, 100x Range	—	55	—	μA	CTMUCON1L<1:0> = 10	
DCT13	I <sub>OUT4</sub>	CTMU Current Source, 1000x Range	—	550	—	μA	CTMUCON1L<1:0> = 11 <sup>(2)</sup>	
DCT21	V <sub>Δ</sub>	Temperature Diode Voltage Change per Degree Celsius	—	-3	—	mV/°C		

**Note 1:** Nominal value at center point of current trim range (CTMUCON1L<7:2> = 000000).

**2:** Do not use this current range with temperature sensing diode.

# PIC24FJ256GA412/GB412 FAMILY

**FIGURE 36-13: SPIx MODULE MASTER MODE TIMING CHARACTERISTICS (CKE = 0)**



**TABLE 36-34: SPIx MASTER MODE TIMING REQUIREMENTS (CKE = 0)**

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial				
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
SP10	TscL	SCKx Output Low Time <sup>(2)</sup>	$T_{CY}/2$	—	—	ns	
SP11	TscH	SCKx Output High Time <sup>(2)</sup>	$T_{CY}/2$	—	—	ns	
SP20	TscF	SCKx Output Fall Time <sup>(3)</sup>	—	10	25	ns	
SP21	TscR	SCKx Output Rise Time <sup>(3)</sup>	—	10	25	ns	
SP30	TdoF	SDOx Data Output Fall Time <sup>(3)</sup>	—	10	25	ns	
SP31	TdoR	SDOx Data Output Rise Time <sup>(3)</sup>	—	10	25	ns	
SP35	Tsch2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	—	30	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	—	ns	
SP41	Tsch2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	—	ns	

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** The minimum clock period for SCKx is 100 ns; therefore, the clock generated in Master mode must not violate this specification.

**3:** Assumes 50 pF load on all SPIx pins.

# PIC24FJ256GA412/GB412 FAMILY

---

NOTES: