

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP/PSP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b/12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj256gb406t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




TABLE 1-4: PIC24FJ256GA412 FAMILY PINOUT DESCRIPTION (CONTINUED)

	Pir	n/Pad Numb	oer			
Pin Function	64-Pin TQFP	100-Pin TQFP	121-Pin TFBGA	I/O	Input Buffer	Description
IOCD0	46	72	D9	I	ST	PORTD Interrupt-on-Change
IOCD1	49	76	A11	1	ST	
IOCD2	50	77	A10	I	ST	
IOCD3	51	78	В9	I	ST	
IOCD4	52	81	C8	1	ST	
IOCD5	53	82	В8	I	ST	
IOCD6	54	83	D7	I	ST	
IOCD7	55	84	C7	1	ST	
IOCD8	42	68	E9	1	ST	
IOCD9	43	69	E10	I	ST	
IOCD10	44	70	D11	1	ST	
IOCD11	45	71	C11	I	ST	
IOCD12	_	79	A9	I	ST	
IOCD13	_	80	D8	I	ST	
IOCD14	_	47	L9	I	ST	
IOCD15	_	48	K9	I	ST	
IOCE0	60	93	1E3	I	ST	PORTE Interrupt-on-Change
IOCE1	61	94	E15	I	ST	
IOCE2	62	98	E19	I	ST	
IOCE3	63	99	E30	1	ST	
IOCE4	64	100	E31	1	ST	
IOCE5	1	3	D3	1	ST	
IOCE6	2	4	C1	I	ST	
IOCE7	3	5	D2	1	ST	
IOCE8	_	18	G1	1	ST	
IOCE9	_	19	G2	I	ST	
IOCF0	58	87	В6	I	ST	PORTF Interrupt-on-Change
IOCF1	59	88	A6	- 1	ST	
IOCF2	34	52	K11	I	ST	
IOCF3	33	51	K10	I	ST	
IOCF4	31	49	L10	I	ST	
IOCF5	32	50	L11	I	ST	
IOCF6	35	55	H9	I	ST	
IOCF7	_	54	H8	I	ST	
IOCF8	_	53	J10	I	ST	
IOCF12	_	40	K6	I	ST	
IOCF13	_	39	L6	I	ST	

Legend: TTL = TTL input buffer

ANA = Analog-level input/output

DIG = Digital input/output

SMB = SMBus

ST = Schmitt Trigger input buffer $I^2C = I^2C/SMBus$ input buffer XCVR = Dedicated transceiver

TABLE 1-5: PIC24FJ256GB412 FAMILY PINOUT DESCRIPTION (CONTINUED)

	Pir	n/Pad Numl	ber			
Pin Function	64-Pin TQFP	100-Pin TQFP	121-Pin TFBGA	I/O	Input Buffer	Description
IOCC1	<u> </u>	6	D1	I	ST	PORTC Interrupt-on-Change
IOCC2	_	7	E4	1	ST	
IOCC3	_	8	E2	1	ST	
IOCC4	_	9	E!	I	ST	
IOCC12	39	63	F9	I	ST	
IOCC13	47	73	C10	1	ST	
IOCC14	48	74	B11	I	ST	
IOCC15	40	64	F11	- 1	ST	
IOCD0	46	72	D9	I	ST	PORTD Interrupt-on-Change
IOCD1	49	76	A11	1	ST	
IOCD2	50	77	A10	I	ST	
IOCD3	51	78	В9	I	ST	
IOCD4	52	81	C8	I	ST	
IOCD5	53	82	B8	I	ST	
IOCD6	54	83	D7	- 1	ST	
IOCD7	55	84	C7	I	ST	
IOCD8	42	68	E9	I	ST	
IOCD9	43	69	E10	I	ST	
IOCD10	44	70	D11	1	ST	
IOCD11	45	71	C11	I	ST	
IOCD12	_	79	A9	I	ST	
IOCD13	_	80	D8	1	ST	
IOCD14	_	47	L9	1	ST	
IOCD15	_	48	K9	1	ST	
IOCE0	60	93	A4	1	ST	PORTE Interrupt-on-Change
IOCE1	61	94	B4	1	ST	
IOCE2	62	98	В3	1	ST	
IOCE3	63	99	A2	ı	ST	
IOCE4	64	100	A1	I	ST	
IOCE5	1	3	D3	I	ST	
IOCE6	2	4	C1	ı	ST	
IOCE7	3	5	D2	I	ST	
IOCE8	_	18	G1	I	ST	
IOCE9	_	19	G2	ı	ST	
Legende TTL = 1	CTL input buf		•			Trigger input huffer

Legend: TTL = TTL input buffer

ANA = Analog-level input/output DIG = Digital input/output

SMB = SMBus

ST = Schmitt Trigger input buffer $I^2C = I^2C/SMBus$ input buffer XCVR = Dedicated transceiver

4.3.5.2 Data Write into EDS

In order to write data to EDS space, such as in EDS reads, an Address Pointer is set up by loading the required EDS page number into the DSWPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, then the EDS window is enabled by setting bit 15 of the Working register assigned with the offset address and the accessed location can be written.

Figure 4-8 illustrates how the EDS space address is generated for write operations.


When the MSb of EA is '1', the lower 9 bits of DSWPAG are concatenated to the lower 15 bits of EA to form a 24-bit EDS address for write operations. Example 4-2 shows how to write a byte, word and double-word to EDS.

The DS Page registers (DSRPAG/DSWPAG) do not update automatically while crossing a page boundary when the rollover happens from 0xFFFF to 0x8000.

While developing code in assembly, care must be taken to update the DS Page registers when an Address Pointer crosses the page boundary. The 'C' compiler keeps track of the addressing, and increments or decrements the DS Page registers accordingly, while accessing contiguous data memory locations.

- **Note 1:** All write operations to EDS are executed in a single cycle.
 - 2: Use of Read/Modify/Write operation on any EDS location under a REPEAT instruction is not supported. For example, BCLR, BSW, BTG, RLC f, RLNC f, RRC f, RRNC f, ADD f, SUB f, SUBR f, AND f, IOR f, XOR f, ASR f, ASL f.
 - **3:** Use the DSRPAG register while performing Read/Modify/Write operations.

FIGURE 4-8: EDS ADDRESS GENERATION FOR WRITE OPERATIONS



EXAMPLE 4-2: EDS WRITE CODE IN ASSEMBLY

```
; Set the EDS page where the data to be written
   mov
          #0x0002, w0
   mov
          w0, DSWPAG
                         ;page 2 is selected for write
                       ;select the location (0x800) to be written
          #0x0800, w1
   mov
   bset
          w1, #15
                        ;set the MSB of the base address, enable EDS mode
;Write a byte to the selected location
          #0x00A5, w2
   mov
          #0x003C, w3
   mov
   mov.b w2, [w1++]
                         ;write Low byte
   mov.b w3, [w1++]
                         ;write High byte
;Write a word to the selected location
   mov #0x1234, w2 ;
          w2, [w1]
   mov
;Write a Double - word to the selected location
   mov
          #0x1122, w2
   mov
          #0x4455, w3
   mov.d w2, [w1]
                         ;2 EDS writes
```

FLASH PROGRAM MEMORY 6.0

Note:

This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24F Family Reference Manual", "Dual Partition Flash Program Memory" (DS70005156). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ256GA412/GB412 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash memory can be programmed in three ways:

- In-Circuit Serial Programming™ (ICSP™)
- Run-Time Self-Programming (RTSP)
- · Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ256GA412/GB412 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.


RTSP is accomplished using ${\tt TBLRD}$ (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time and erase program memory in blocks of 512 instructions (1536 bytes) at a time.

6.1 Table Instructions and Flash **Programming**

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 6-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.



8.0 INTERRUPT CONTROLLER

Note:

This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Interrupts" (DS70000600). The information in this data sheet supersedes the information in the FRM.

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 Processor Exceptions and Software Traps
- · Seven User-Selectable Priority Levels
- Interrupt Vector Table (IVT) with up to 118 Vectors
- Unique Vector for Each Interrupt or Exception Source
- Fixed Priority within a Specified User Priority
 Level
- Alternate Interrupt Vector Table (AIVT) for Debug Support
- · Fixed Interrupt Entry and Return Latencies

8.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 8-1. The IVT resides in program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 source interrupts. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

PIC24FJ256GA412/GB412 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 8-1 and Table 8-2.

8.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. The ALTIVT (INTCON2<8>) control bit provides access to the AIVT. If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application, and a support environment, without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

8.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the PC to zero. The microcontroller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note:

Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

NOTES:

REGISTER 11-9: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 IC3R<5:0>: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits

REGISTER 11-10: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 OCFBR<5:0>: Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

15.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module, Input Capture x (ICx), provides the Least Significant 16 bits of the 32-bit register pairs and the even numbered module, Input Capture y (ICy), provides the Most Significant 16 bits. Wrap arounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

15.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx or all transitions on ICx. Captures can be configured to occur on all rising edges or just some (every 4th or 16th). Interrupts can be independently configured to generate on each event or a subset of events.

To set up the module for capture operations:

- Configure the ICx input for one of the available Peripheral Pin Select pins.
- If Synchronous mode is to be used, disable the sync source before proceeding.
- Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
- Set the SYNCSELx bits (ICxCON2<4:0>) to the desired sync/trigger source.
- Set the ICTSELx bits (ICxCON1<12:10>) for the desired clock source.
- Set the ICIx bits (ICxCON1<6:5>) to the desired interrupt frequency
- 7. Select Synchronous or Trigger mode operation:
 - a) Check that the SYNCSELx bits are not set to '00000'.
 - b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
 - c) For Trigger mode, set ICTRIG and clear the TRIGSTAT bit (ICxCON2<6>).
- 8. Set the ICMx bits (ICxCON1<2:0>) to the desired operational mode.
- 9. Enable the selected sync/trigger source.

For 32-bit cascaded operations, the setup procedure is slightly different:

- Set the IC32 bits for both modules (ICyCON2<8>) and (ICxCON2<8>), enabling the even numbered module first. This ensures that the modules will start functioning in unison.
- Set the ICTSELx and SYNCSELx bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSELx and SYNCSELx bit settings.
- Clear the ICTRIG bit of the even module (ICyCON2<7>). This forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
- Use the odd module's ICIx bits (ICxCON1<6:5>) to set the desired interrupt frequency.
- Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.

Note: For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.

Use the ICMx bits of the odd module (ICxCON1<2:0>) to set the desired Capture mode.

The module is ready to capture events when the time base and the sync/trigger source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.

For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the lsw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (performed automatically by hardware).


20.3 **USB** Interrupts

The USB OTG module has many conditions that can be configured to cause an interrupt. All interrupt sources use the same interrupt vector.

Figure 20-8 shows the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the U1IE and U1IR registers, respectively. The second level consists of USB error conditions, which are enabled and flagged in the U1EIR and U1EIE registers. An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level. Unlike the device-level interrupt flags in the IFSx registers, USB interrupt flags in the U1IR registers can only be cleared by writing a '1' to the bit position.

Interrupts may be used to trap routine events in a USB transaction. Figure 20-9 provides some common events within a USB frame and their corresponding interrupts.

FIGURE 20-8: USB OTG INTERRUPT FUNNEL



REGISTER 22-2: LCDREG: LCD CHARGE PUMP CONTROL REGISTER

RW-0	U-0						
CPEN	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	RW-0	RW-0
_	_	_	_	_	_	CKSEL1	CKSEL0
bit 7	•						bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **CPEN:** 3.6V Charge Pump Enable bit

1 = The regulator generates the highest (3.6V) voltage

0 = Highest voltage in the system is supplied externally (AVDD)

bit 14-2 **Unimplemented:** Read as '0'

bit 1-0 CLKSEL<1:0>: Regulator Clock Select Control bits

11 = SOSC 10 = 8 MHz FRC

01 = 31 kHz LPRC

00 = Disables regulator and floats regulator voltage output

REGISTER 22-3: LCDPS: LCD PHASE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0
bit 7							bit 0

Legend:

bit 4

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

bit 7 WFT: Waveform Type Select bit

1 = Type-B waveform (phase changes on each frame boundary)

0 = Type-A waveform (phase changes within each Common type)

bit 6 BIASMD: Bias Mode Select bit

When LMUX<2:0> = 000 or 011 through 111: 0 = Static Bias mode (do not set this bit to '1')

When LMUX<2:0> = 001 or 010:

1 = 1/2 Bias mode

0 = 1/3 Bias mode

bit 5 LCDA: LCD Active Status bit

1 = LCD driver module is active 0 = LCD driver module is inactive

WA: LCD Write Allow Status bit

1 = Write into the LCDDATAx registers is allowed

0 = Write into the LCDDATAx registers is not allowed

bit 3-0 LP<3:0>: LCD Prescaler Select bits

1111 = 1:16

1110 = 1:15

1101 = 1:14

1100 = 1:13

1011 = 1:12

1010 = 1:11

1001 = 1:10

1000 = 1:9

0111 = 1:8

0110 = 1:7

0101 = 1:6

0100 = 1:5

0011 = 1:4

0010 = 1:3

0001 = 1:2

0000 = 1:1

26.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction the data is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

26.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.

If CRCISEL is '0', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '1', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to '0'. Manually setting CRCGO to '0' will not generate an interrupt. Note that when an interrupt occurs, the CRC calculation would not yet be complete. The module will still need (PLEN + 1)/2 clock cycles, after the interrupt is generated, until the CRC calculation is finished.

26.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

- 1. Set the CRCEN bit to enable the module.
- Configure the module for desired operation:
 a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the
 - PLEN<4:0> bits.
 b) Configure the data width and shift direction
 - using the DWIDTH<4:0> and LENDIAN bits. c) Select the desired Interrupt mode using the CRCISEL bit.
- Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left.

- Clear old results by writing 00h to CRCWDATL and CRCWDATH. The CRCWDAT registers can also be left unchanged to resume a previously halted calculation.
- Set the CRCGO bit to start calculation.
- Write the remaining data into the FIFO as space becomes available.
- When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1.
- 8. Read CRCWDATL and CRCWDATH for the result of the calculation.


There are eight registers used to control programmable CRC operation:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 26-1 and Register 26-2) control the operation of the module and configure the various settings.

The CRCXOR registers (Register 26-3 and Register 26-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word input data, and CRC processed output, respectively.

FIGURE 29-2: INDIVIDUAL COMPARATOR CONFIGURATIONS WHEN CREF = 0



REGISTER 31-3: CTMUCON2L: CTMU CONTROL 2 LOW REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	IRSTEN	_	DSCH2	DSCH1	DSCH0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-5 **Unimplemented:** Read as '0'

bit 4 IRSTEN: Current Source Reset Enable bit

1 = Current source is reset by the IDISSEN bit or by a source selected by DSCH<2:0>

0 = Edge detect logic does not occur

bit 3 Unimplemented: Read as '0'

bit 2-0 **DSCH<2:0>:** Discharge Trigger Source Select bits

111 = CLC2 output 110 = CLC1 output 101 = Unimplemented

100 = A/D end of conversion event

011 = SCCP5 auxiliary output

010 = SCCP2 auxiliary output 001 = MCCP1 auxiliary output

000 = Unimplemented

34.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

34.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

34.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

34.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming™ (ICSP™).

34.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

TABLE 35-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws, Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

36.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ256GA412/GB412 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ256GA412/GB412 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.


Absolute Maximum Ratings^(†)

Ambient temperature under bias40°C to +100°C
Storage temperature65°C to +150°C
Voltage on VDD with respect to Vss0.3V to +4.0V
Voltage on any general purpose digital or analog pin (not 5.5V tolerant) with respect to Vss0.3V to (VDD + 0.3V)
Voltage on any general purpose digital or analog pin (5.5V tolerant, including MCLR) with respect to Vss:
When V _{DD} = 0V:0.3V to + 4.0V
When $VDD \ge 2.0V$:0.3V to +6.0V
Voltage on AVDD with respect to Vss(VDD – 0.3V) to (lesser of: 4.0V or (VDD + 0.3V))
Voltage on AVss with respect to Vss0.3V to +0.3V
Voltage on VBAT with respect to Vss0.3V to +4.0V
Voltage on VUSB3V3 with respect to VSS(VCAP – 0.3V) to +4.0V
Voltage on VBUS with respect to VSS0.3V to +6.0V
Voltage on D+ or D- with respect to Vss:
$(0\Omega \text{ source impedance})$ (Note 1)0.5V to (VUSB3V3 + 0.5V)
(Source Impedance \geq 28 Ω , VUSB3V3 \geq 3.0V)1.0V to +4.6V
Maximum current out of Vss pin300 mA
Maximum current into VDD pin (Note 2)250 mA
Maximum output current sunk by any I/O pin25 mA
Maximum output current sourced by any I/O pin25 mA
Maximum current sunk by all ports
Maximum current sourced by all ports (Note 2)

- Note 1: The original "USB 2.0 Specification" indicated that USB devices should withstand 24-hour short circuits of D+ or D- to VBUS voltages. This requirement was later removed in an Engineering Change Notice (ECN) supplement to the USB specifications, which supersedes the original specifications. PIC24FJ256GA412/GB412 family devices will typically be able to survive this short-circuit test, but it is recommended to adhere to the absolute maximum specified here to avoid damaging the device.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 36-1).
- † **NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

121-Ball Plastic Thin Profile Fine Pitch Ball Grid Array (BG) -10x10x1.10 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
	Dimension Limits		MIN	NOM	MAX		
Number of Contacts		N	121				
Contact Pitch		е	0.80 BSC				
Overall Height		Α	1.00	1.10	1.20		
Ball Height		A1	0.25	0.30	0.35		
Overall Width		Е	10.00 BSC				
Array Width		E1	8.00 BSC				
Overall Length		D	10.00 BSC				
Array Length		D1	8.00 BSC				
Contact Diameter	b	0.35	0.40	0.45			

- Ball A1 visual index feature may vary, but must be located within the hatched area.
 Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

- REF: Reference Dimension, usually without tolerance, for information purposes only.
- 3. The outer rows and colums of balls are located with respect to datums A and B.
- 4. Ball interface to package body: 0.37mm nominal diameter.

Microchip Technology Drawing C04-148 Rev F Sheet 2 of 2

UWR (Uninitialized W Register Reset)	107
WDT (Watchdog Timer Reset)	107
Revision History	543
RTCC	
Alarm Configuration	
Alarm Mask Settings (figure)	
Control and Status Registers	
Date/Alarm/Timestamp Value Registers	
Event Timestamping	
Module Registers	
Power Control	
Source Clock	
Selection	
Time/Alarm/Timestamp Value Registers	
Write Lock	395
S	
Serial Peripheral Interface (SPI)	201
Serial Peripheral Interface. See SPI.	201
SFR Blocks	
000h	77
100h	
200h	
300h	
400h	
500h	
600h	
700h	84
SFR Space	76
Software Simulator (MPLAB SIM)	489
Software Stack	88
Special Features	21
т	
•	
Timer1	
Timer2/3 and Timer4/5	253
Timing Diagrams	
CLKO and I/O	
External Clock	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Data (Slave Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture x Output Compare x	
PWMx Requirements	
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 0)SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1/2/3/4/5 External Clock Input	
UARTx Baud Rate Generator Output	
UARTx Start Bit Edge Detection	
Triple Comparator Module	140

0	
UART	
Baud Rate Generator (BRG)	316
Infrared Support	317
Operation of UxCTS and UxRTS Pins	317
Receiving	
8-Bit or 9-Bit Data Mode	317
Transmitting	
8-Bit Data Mode	317
9-Bit Data Mode	
Break and Sync Sequence	317
Unique Device Identifier (UDID)	
Universal Asynchronous Receiver Transmitter. See U	ART.
Universal Serial Bus. See USB OTG.	
Unused I/Os	
USB On-The-Go (OTG)	
Buffer Descriptors and BDT	
Assignment in Different Buffering Modes	
Device Mode Operation	
DMA Interface	333
Hardware	
Calculating Transceiver Power	
Requirements	
Device Mode Configuration	
Host and OTG Mode Configuration	
Host Mode Operation	
Interrupts	
and USB Transactions	
Operation	
HNP	
SRP	
Registers	341
W	
Watchdog Timer (WDT)	484
Control Register	484
Windowed Operation	484
WWW Address	552
WWW, On-Line Support	18