

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | C166SV2 |
| Core Size | 16-Bit |
| Speed | 80MHz |
| Connectivity | EBI/EMI, I ² C, LINbus, SPI, SSC, UART/USART, USI |
| Peripherals | I ² S, POR, PWM, WDT |
| Number of I/O | 76 |
| Program Memory Size | 576KB (576K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 50K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 11x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP Exposed Pad |
| Supplier Device Package | PG-LQFP-100-8 |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/sak-xe164km-72f80I-aa |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Summary of Features

The XE164xM types are offered with several SRAM memory sizes. **Figure 1** shows the allocation rules for PSRAM and DSRAM. Note that the rules differ:

- PSRAM allocation starts from the lower address
- DSRAM allocation starts from the higher address

For example 8 Kbytes of PSRAM will be allocated at E0'0000h-E0'1FFFh and 8 Kbytes of DSRAM will be at 00'C000h-00'DFFFh.



Figure 1 SRAM Allocation



| Tabl | Fable 5 Pin Definitions and Functions (cont'd) | | | | | |
|------|--|------------|------|---|--|--|
| Pin | Symbol | Ctrl. | Туре | Function | | |
| 33 | P5.11 | I | In/A | Bit 11 of Port 5, General Purpose Input | | |
| | ADC0_CH11 | I | In/A | Analog Input Channel 11 for ADC0 | | |
| | ADC1_CH11 | I | In/A | Analog Input Channel 11 for ADC1 | | |
| 34 | P5.13 | I | In/A | Bit 13 of Port 5, General Purpose Input | | |
| | ADC0_CH13 | I | In/A | Analog Input Channel 13 for ADC0 | | |
| 35 | P5.15 | I | In/A | Bit 15 of Port 5, General Purpose Input | | |
| | ADC0_CH15 | I | In/A | Analog Input Channel 15 for ADC0 | | |
| | RxDC2F | I | In/A | CAN Node 2 Receive Data Input | | |
| 36 | P2.12 | O0 / I | St/B | Bit 12 of Port 2, General Purpose Input/Output | | |
| | U0C0_SELO 4 | 01 | St/B | USIC0 Channel 0 Select/Control 4 Output | | |
| | U0C1_SELO 3 | O2 | St/B | USIC0 Channel 1 Select/Control 3 Output | | |
| | TXDC2 | O3 | St/B | CAN Node 2 Transmit Data Output | | |
| | READY | IH | St/B | External Bus Interface READY Input | | |
| 37 | P2.11 | O0 / I | St/B | Bit 11 of Port 2, General Purpose Input/Output | | |
| | U0C0_SELO 2 | 01 | St/B | USIC0 Channel 0 Select/Control 2 Output | | |
| | U0C1_SELO 2 | O2 | St/B | USIC0 Channel 1 Select/Control 2 Output | | |
| | BHE/WRH | ОН | St/B | External Bus Interf. High-Byte Control Output Can operate either as Byte High Enable (BHE) or as Write strobe for High Byte (WRH). | | |
| 39 | P2.0 | O0 / I | St/B | Bit 0 of Port 2, General Purpose Input/Output | | |
| | AD13 | OH / IH | St/B | External Bus Interface Address/Data Line 13 | | |
| | RxDC0C | I | St/B | CAN Node 0 Receive Data Input | | |
| | T5INB | I | St/B | GPT12E Timer T5 Count/Gate Input | | |



| Tabl | Fin Definitions and Functions (cont'd) | | | | | |
|------|--|--------|------|---|--|--|
| Pin | Symbol | Ctrl. | Туре | Function | | |
| 48 | P2.6 | O0 / I | St/B | Bit 6 of Port 2, General Purpose Input/Output | | |
| | U0C0_SELO 0 | 01 | St/B | USIC0 Channel 0 Select/Control 0 Output | | |
| | U0C1_SELO 1 | O2 | St/B | USIC0 Channel 1 Select/Control 1 Output | | |
| | CC2_CC19 | O3 / I | St/B | CAPCOM2 CC19IO Capture Inp./ Compare Out. | | |
| | A19 | ОН | St/B | External Bus Interface Address Line 19 | | |
| | U0C0_DX2D | I | St/B | USIC0 Channel 0 Shift Control Input | | |
| | RxDC0D | I | St/B | CAN Node 0 Receive Data Input | | |
| | ESR2_6 | I | St/B | ESR2 Trigger Input 6 | | |
| 49 | P4.3 | O0 / I | St/B | Bit 3 of Port 4, General Purpose Input/Output | | |
| | U0C1_DOUT | 01 | St/B | USIC0 Channel 1 Shift Data Output | | |
| - | CC2_CC27 | O3 / I | St/B | CAPCOM2 CC27IO Capture Inp./ Compare Out. | | |
| | CS3 | OH | St/B | External Bus Interface Chip Select 3 Output | | |
| | RxDC2A | I | St/B | CAN Node 2 Receive Data Input | | |
| | T2EUDA | I | St/B | GPT12E Timer T2 External Up/Down Control Input | | |
| | CCU62_CCP OS2B | I | St/B | CCU62 Position Input 2 | | |
| 53 | P0.0 | O0 / I | St/B | Bit 0 of Port 0, General Purpose Input/Output | | |
| | U1C0_DOUT | 01 | St/B | USIC1 Channel 0 Shift Data Output | | |
| | CCU61_CC6 0 | O3 | St/B | CCU61 Channel 0 IOutput | | |
| | A0 | OH | St/B | External Bus Interface Address Line 0 | | |
| | U1C0_DX0A | I | St/B | USIC1 Channel 0 Shift Data Input | | |
| | CCU61_CC6 0INA | I | St/B | CCU61 Channel 0 Input | | |
| | ESR1_11 | I | St/B | ESR1 Trigger Input 11 | | |



| Table | Table 5 Pin Definitions and Functions (cont'd) | | | | | |
|-------|--|------------|------|---|--|--|
| Pin | Symbol | Ctrl. | Туре | Function | | |
| 79 | P10.8 | O0 / I | St/B | Bit 8 of Port 10, General Purpose Input/Output | | |
| | U0C0_MCLK OUT | 01 | St/B | USIC0 Channel 0 Master Clock Output | | |
| | U0C1_SELO 0 | O2 | St/B | USIC0 Channel 1 Select/Control 0 Output | | |
| | U2C1_DOUT | O3 | St/B | USIC2 Channel 1 Shift Data Output | | |
| | AD8 | OH / IH | St/B | External Bus Interface Address/Data Line 8 | | |
| | CCU60_CCP OS1A | 1 | St/B | CCU60 Position Input 1 | | |
| | U0C0_DX1C | I | St/B | USIC0 Channel 0 Shift Clock Input | | |
| | BRKIN_B | I | St/B | OCDS Break Signal Input | | |
| | T3EUDB | 1 | St/B | GPT12E Timer T3 External Up/Down Control Input | | |
| 80 | P10.9 | O0 / I | St/B | Bit 9 of Port 10, General Purpose Input/Output | | |
| | U0C0_SELO 4 | O1 | St/B | USIC0 Channel 0 Select/Control 4 Output | | |
| | U0C1_MCLK OUT | O2 | St/B | USIC0 Channel 1 Master Clock Output | | |
| | AD9 | OH / IH | St/B | External Bus Interface Address/Data Line 9 | | |
| | CCU60_CCP OS2A | 1 | St/B | CCU60 Position Input 2 | | |
| | TCK_B | IH | St/B | DAP0/JTAG Clock Input If JTAG pos. B is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it. If DAP pos. 1 is selected during start-up, an internal pull-down device will hold this pin low when nothing is driving it. | | |
| | T3INB | 1 | St/B | GPT12E Timer T3 Count/Gate Input | | |



| Table | Table 5 Pin Definitions and Functions (cont'd) | | | | | |
|-------|--|--------|------|---|--|--|
| Pin | Symbol | Ctrl. | Туре | Function | | |
| 90 | P1.4 | O0 / I | St/B | Bit 4 of Port 1, General Purpose Input/Output | | |
| | CCU62_COU T61 | 01 | St/B | CCU62 Channel 1 Output | | |
| | U1C1_SELO 4 | 02 | St/B | USIC1 Channel 1 Select/Control 4 Output | | |
| | U2C0_SELO 5 | O3 | St/B | USIC2 Channel 0 Select/Control 5 Output | | |
| | A12 | ОН | St/B | External Bus Interface Address Line 12 | | |
| | U2C0_DX2B | I | St/B | USIC2 Channel 0 Shift Control Input | | |
| 91 | P10.15 | O0 / I | St/B | Bit 15 of Port 10, General Purpose Input/Output | | |
| | U1C0_SELO 2 | 01 | St/B | USIC1 Channel 0 Select/Control 2 Output | | |
| | U0C1_DOUT | O2 | St/B | USIC0 Channel 1 Shift Data Output | | |
| | U1C0_DOUT | O3 | St/B | USIC1 Channel 0 Shift Data Output | | |
| | ALE | OH | St/B | External Bus Interf. Addr. Latch Enable Output | | |
| | U0C1_DX1C | I | St/B | USIC0 Channel 1 Shift Clock Input | | |
| 92 | P1.5 | O0 / I | St/B | Bit 5 of Port 1, General Purpose Input/Output | | |
| | CCU62_COU T60 | 01 | St/B | CCU62 Channel 0 Output | | |
| | U1C1_SELO 3 | 02 | St/B | USIC1 Channel 1 Select/Control 3 Output | | |
| | BRKOUT | O3 | St/B | OCDS Break Signal Output | | |
| | A13 | ОН | St/B | External Bus Interface Address Line 13 | | |
| | U2C0_DX0C | I | St/B | USIC2 Channel 0 Shift Data Input | | |



Functional Description

3.3 Central Processing Unit (CPU)

The core of the CPU consists of a 5-stage execution pipeline with a 2-stage instructionfetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three register banks, and dedicated SFRs. The ALU features a multiply-and-divide unit, a bit-mask generator, and a barrel shifter.







Functional Description

3.9 Capture/Compare Units CCU6x

The XE164xM types feature the CCU60, CCU61, CCU62 unit(s).

The CCU6 is a high-resolution capture and compare unit with application-specific modes. It provides inputs to start the timers synchronously, an important feature in devices with several CCU6 modules.

The module provides two independent timers (T12, T13), that can be used for PWM generation, especially for AC motor control. Additionally, special control modes for block commutation and multi-phase machines are supported.

Timer 12 Features

- Three capture/compare channels, where each channel can be used either as a capture or as a compare channel.
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and low-side switches)
- 16-bit resolution, maximum count frequency = peripheral clock
- Dead-time control for each channel to avoid short circuits in the power stage
- Concurrent update of the required T12/13 registers
- Center-aligned and edge-aligned PWM can be generated
- Single-shot mode supported
- Many interrupt request sources
- Hysteresis-like control mode
- Automatic start on a HW event (T12HR, for synchronization purposes)

Timer 13 Features

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock
- Can be synchronized to T12
- Interrupt generation at period match and compare match
- Single-shot mode supported
- Automatic start on a HW event (T13HR, for synchronization purposes)

Additional Features

- Block commutation for brushless DC drives implemented
- Position detection via Hall sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- Control modes for multi-channel AC drives
- Output levels can be selected and adapted to the power stage



Functional Description







Functional Description

With its maximum resolution of 2 system clock cycles, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The counting direction (up/down) for each timer can be programmed by software or altered dynamically with an external signal on a port pin (TxEUD¹). Concatenation of the timers is supported with the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, and/or it may be output on pin T6OUT. The overflows/underflows of timer T6 can also be used to clock the CAPCOM2 timers and to initiate a reload from the CAPREL register.

The CAPREL register can capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN); timer T5 may optionally be cleared after the capture procedure. This allows the XE164xM to measure absolute time differences or to perform pulse multiplication without software overhead.

The capture trigger (timer T5 to CAPREL) can also be generated upon transitions of GPT1 timer T3 inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.

¹⁾ Exception: T5EUD is not connected to a pin.



Functional Description







Functional Description

3.14 MultiCAN Module

The MultiCAN module contains independently operating CAN nodes with Full-CAN functionality which are able to exchange Data and Remote Frames using a gateway function. Transmission and reception of CAN frames is handled in accordance with CAN specification V2.0 B (active). Each CAN node can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

All CAN nodes share a common set of message objects. Each message object can be individually allocated to one of the CAN nodes. Besides serving as a storage container for incoming and outgoing frames, message objects can be combined to build gateways between the CAN nodes or to set up a FIFO buffer.

Note: The number of CAN nodes and message objects depends on the selected device type.

The message objects are organized in double-chained linked lists, where each CAN node has its own list of message objects. A CAN node stores frames only into message objects that are allocated to its own message object list and it transmits only messages belonging to this message object list. A powerful, command-driven list controller performs all message object list operations.



Figure 12 Block Diagram of MultiCAN Module



4 Electrical Parameters

The operating range for the XE164xM is defined by its electrical parameters. For proper operation the specified limits must be respected when integrating the device in its target environment.

4.1 General Parameters

These parameters are valid for all subsequent descriptions, unless otherwise noted.

4.1.1 Absolut Maximum Rating Conditions

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for an extended time may affect device reliability.

During absolute maximum rating overload conditions ($V_{\rm IN} > V_{\rm DDP}$ or $V_{\rm IN} < V_{\rm SS}$) the voltage on $V_{\rm DDP}$ pins with respect to ground ($V_{\rm SS}$) must not exceed the values defined by the absolute maximum ratings.

| Parameter | Symbol | Values | | | Unit | Note / |
|---|-----------------------------|--------|------|---------------------------|------|------------------------------------|
| | | Min. | Тур. | Max. | | Test Condition |
| Output current on a pin when high value is driven | I _{OH} SR | -30 | - | - | mA | |
| Output current on a pin when low value is driven | I _{OL} SR | - | - | 30 | mA | |
| Overload current | I _{OV} SR | -10 | - | 10 | mA | 1) |
| Absolute sum of overload currents | $\Sigma I_{\rm OV} $ SR | - | - | 100 | mA | 1) |
| Junction Temperature | $T_{\sf J}{\sf SR}$ | -40 | - | 150 | °C | |
| Storage Temperature | $T_{\rm ST}{ m SR}$ | -65 | - | 150 | °C | |
| Digital supply voltage for IO pads and voltage regulators | $V_{ m DDPA}, V_{ m DDPB}$ | -0.5 | - | 6.0 | V | |
| Voltage on any pin with respect to ground (Vss) | $V_{\rm IN}$ SR | -0.5 | - | V _{DDP} + 0.5 | V | $V_{\rm IN} \leq V_{\rm DDP(max)}$ |

Table 11 Absolute Maximum Rating Parameters

 Overload condition occurs if the input voltage V_{IN} is out of the absolute maximum rating range. In this case the current must be limited to the listed values by design measures.



| Parameter | Symbol | Values | | | Unit | Note / |
|---|-----------------------------|--------|------|------|------|--------------------------------|
| | | Min. | Тур. | Max. | | Test Condition |
| Absolute sum of overload currents | $\Sigma I_{\rm OV} $ SR | - | - | 50 | mA | not subject to production test |
| Digital core supply voltage for domain M ⁸⁾ | V _{DDIM} CC | - | 1.5 | _ | | |
| Digital core supply voltage for domain 1 ⁸⁾ | V _{DDI1} CC | - | 1.5 | - | | |
| Digital supply voltage for IO pads and voltage regulators | $V_{\rm DDP}{ m SR}$ | 4.5 | - | 5.5 | V | |
| Digital ground voltage | $V_{\rm SS}{\rm SR}$ | _ | 0 | _ | V | |

Table 12 Operating Conditions (cont'd)

To ensure the stability of the voltage regulators the EVRs must be buffered with ceramic capacitors. Separate buffer capacitors with the recomended values shall be connected as close as possible to each V_{DDIM} and V_{DDI1} pin to keep the resistance of the board tracks below 2 Ohm. Connect all V_{DDI1} pins together. The minimum capacitance value is required for proper operation under all conditions (e.g. temperature). Higher values slightly increase the startup time.

2) Use one Capacitor for each pin.

- This is the reference load. For bigger capacitive loads, use the derating factors listed in the PAD properties section.
- 4) The timing is valid for pin drivers operating in default current mode (selected after reset). Reducing the output current may lead to increased delays or reduced driving capability (C_L).
- 5) The operating frequency range may be reduced for specific device types. This is indicated in the device designation (...FxxL). 80 MHz devices are marked ...F80L.
- 6) Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range: V_{OV} > V_{IHmax} (I_{OV} > 0) or V_{OV} < V_{ILmin} ((I_{OV} < 0). The absolute sum of input overload currents on all pins may not exceed 50 mA. The supply voltages must remain within the specified limits. Proper operation under overload conditions depends on the application. Overload conditions must not occur on pin XTAL1 (powered by V_{DDIM}).
- 7) An overload current (I_{OV}) through a pin injects a certain error current (I_{INJ}) into the adjacent pins. This error current adds to the respective pins leakage current (I_{OZ}) . The amount of error current depends on the overload current and is defined by the overload coupling factor K_{OV} . The polarity of the injected error current is inverse compared to the polarity of the overload current that produces it. The total current through a pin is $|I_{TOT}| = |I_{OZ}| + (|I_{OV}| K_{OV})$. The additional error current may distort the input voltage on analog inputs.
- 8) Value is controlled by on-chip regulator



4.2.2 DC Parameters for Lower Voltage Area

Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current I_{OV} .

Note: Operating Conditions apply.

 Table 14 is valid under the following conditions:

 $V_{\text{DDP}} \ge 3.0 \text{ V}; V_{\text{DDPtvp}} = 3.3 \text{ V}; V_{\text{DDP}} \le 4.5 \text{ V}$

| Parameter | Symbol | Values | | | Unit | Note / |
|--|--------------------------|----------------------------|------|-----------------------------------|------|---|
| | | Min. | Тур. | Max. | | Test Condition |
| Pin capacitance (digital inputs/outputs). To be doubled for double bond pins. ¹⁾ | C _{IO} CC | _ | - | 10 | pF | not subject to production test |
| Input Hysteresis ²⁾ | HYS CC | 0.07 x V _{DDP} | - | _ | V | $R_{\rm S} = 0$ Ohm |
| Absolute input leakage current on pins of analog ports ³⁾ | I _{OZ1} CC | _ | 10 | 200 | nA | $V_{\rm IN} > V_{\rm SS}; \\ V_{\rm IN} < V_{\rm DDP}$ |
| Absolute input leakage current for all other pins. To be doubled for double | I _{OZ2} CC | - | 0.2 | 2.5 | μΑ | $\begin{array}{l} T_{\rm J} \leq 110 ~^{\rm o}{\rm C}; \\ V_{\rm IN} < V_{\rm DDP}; \\ V_{\rm IN} > V_{\rm SS} \end{array}$ |
| bond pins. ³⁾¹⁾⁴⁾ | | _ | 0.2 | 8 | μΑ | $\begin{array}{l} T_{\rm J} \leq {\rm 150~^\circ C}; \\ V_{\rm IN} < V_{\rm DDP}; \\ V_{\rm IN} > V_{\rm SS} \end{array}$ |
| Pull Level Force Current ⁵⁾ | $ I_{PLF} $ SR | 150 | - | - | | 6) |
| Pull Level Keep Current ⁷⁾ | $ I_{PLK} $ SR | - | - | 10 | μA | 6) |
| Input high voltage (all except XTAL1) | $V_{IH}SR$ | 0.7 х V _{DDP} | - | V _{DDP} + 0.3 | V | |
| Input low voltage (all except XTAL1) | $V_{\rm IL}{\rm SR}$ | -0.3 | - | $0.3 	ext{ x}$ $V_{	ext{DDP}}$ | V | |
| Output High voltage ⁸⁾ | V _{OH} CC | V _{DDP} - 1.0 | - | - | V | $I_{\rm OH} \ge I_{\rm OHmax}$ |
| | | V _{DDP} - 0.4 | - | - | V | $I_{OH} \ge I_{OHnom}^{9)}$ |

Table 14 DC Characteristics for Lower Voltage Range



Sample time and conversion time of the XE164xM's A/D converters are programmable. The timing above can be calculated using **Table 18**.

The limit values for f_{ADCI} must not be exceeded when selecting the prescaler value.

| GLOBCTR.5-0 (DIVA) | A/D Converter Analog Clock f_{ADCI} | INPCRx.7-0 (STC) | Sample Time ¹⁾ t _s |
|-----------------------|--|---------------------|---|
| 000000 _B | f _{sys} | 00 _H | $t_{ADCI} \times 2$ |
| 000001 _B | <i>f</i> _{SYS} / 2 | 01 _H | $t_{ADCI} \times 3$ |
| 000010 _B | <i>f</i> _{SYS} / 3 | 02 _H | $t_{ADCI} \times 4$ |
| : | $f_{\rm SYS}$ / (DIVA+1) | : | $t_{ADCI} \times (STC+2)$ |
| 111110 _B | f _{SYS} / 63 | FE _H | $t_{ADCI} \times 256$ |
| 111111 _B | f _{SYS} / 64 | FF _H | $t_{ADCI} \times 257$ |

 Table 18
 A/D Converter Computation Table

1) The selected sample time is doubled if broken wire detection is active (due to the presampling phase).

Converter Timing Example A:

| Assumptions: | $f_{\rm SYS}$ | = 80 MHz (i.e. t_{SYS} = 12.5 ns), DIVA = 03 _H , STC = 00 _H |
|----------------|-------------------------|--|
| Analog clock | $f_{\rm ADCI}$ | $= f_{SYS} / 4 = 20 \text{ MHz}$, i.e. $t_{ADCI} = 50 \text{ ns}$ |
| Sample time | t _S | $= t_{ADCI} \times 2 = 100 \text{ ns}$ |
| Conversion 10 | -bit: | |
| | <i>t</i> _{C10} | = $13 \times t_{ADCI}$ + $2 \times t_{SYS}$ = 13×50 ns + 2×12.5 ns = 0.675 μ s |
| Conversion 8-b | oit: | |
| | t _{C8} | = $11 \times t_{ADCI}$ + $2 \times t_{SYS}$ = 11×50 ns + 2×12.5 ns = 0.575 µs |

Converter Timing Example B:

| Assumptions: | $f_{\rm SYS}$ | = 40 MHz (i.e. t_{SYS} = 25 ns), DIVA = 02 _H , STC = 03 _H |
|------------------------|-------------------------|---|
| Analog clock | $f_{\rm ADCI}$ | $= f_{SYS} / 3 = 13.3 \text{ MHz}$, i.e. $t_{ADCI} = 75 \text{ ns}$ |
| Sample time | t _S | $= t_{ADCI} \times 5 = 375 \text{ ns}$ |
| Conversion 10-b | oit: | |
| | <i>t</i> _{C10} | = $16 \times t_{ADCI}$ + 2 × t_{SYS} = 16 × 75 ns + 2 × 25 ns = 1.25 µs |
| Conversion 8-bi | t: | |
| | t _{C8} | = $14 \times t_{ADCI}$ + $2 \times t_{SYS}$ = 14×75 ns + 2×25 ns = 1.10 μ s |
| | | |



| Table 20 | Coding d | County of bit neitas LEVXV in Register SWDCOND (Cont d) | | | | | | | |
|-------------------|----------|---|---------------------|--|--|--|--|--|--|
| Code | Defa | ult Voltage Level | Notes ¹⁾ | | | | | | |
| 1001 _B | 4.5 V | | LEV2V: no request | | | | | | |
| 1010 _B | 4.6 V | | | | | | | | |
| 1011 _B | 4.7 V | | | | | | | | |
| 1100 _B | 4.8 V | | | | | | | | |
| 1101 _B | 4.9 V | | | | | | | | |
| 1110 _B | 5.0 V | | | | | | | | |
| 1111 _B | 5.5 V | | | | | | | | |

Table 20 Coding of bit fields LEVxV in Register SWDCON0 (cont'd)

1) The indicated default levels are selected automatically after a power reset.

Table 21 Coding of Bitfields LEVxV in Registers PVCyCONz

| Code | Default Voltage Level | Notes ¹⁾ |
|------------------|-----------------------|--|
| 000 _B | 0.95 V | |
| 001 _B | 1.05 V | |
| 010 _B | 1.15 V | |
| 011 _B | 1.25 V | |
| 100 _B | 1.35 V | LEV1V: reset request |
| 101 _B | 1.45 V | LEV2V: interrupt request ²⁾ |
| 110 _B | 1.55 V | |
| 111 _B | 1.65 V | |

1) The indicated default levels are selected automatically after a power reset.

2) Due to variations of the tolerance of both the Embedded Voltage Regulators (EVR) and the PVC levels, this interrupt can be triggered inadvertently, even though the core voltage is within the normal range. It is, therefore, recommended not to use the this warning level.





Figure 20 Approximated Accumulated PLL Jitter

Note: The specified PLL jitter values are valid if the capacitive load per pin does not exceed $C_L = 20 \text{ pF}$.

The maximum peak-to-peak noise on the pad supply voltage (measured between V_{DDPB} pin 100 and V_{SS} pin 1) is limited to a peak-to-peak voltage of V_{PP} = 50 mV. This can be achieved by appropriate blocking of the supply voltage as close as possible to the supply pins and using PCB supply and ground planes.



4.6.5.1 Bus Cycle Control with the READY Input

The duration of an external bus cycle can be controlled by the external circuit using the READY input signal. The polarity of this input signal can be selected.

Synchronous READY permits the shortest possible bus cycle but requires the input signal to be synchronous to the reference signal CLKOUT.

An asynchronous READY signal puts no timing constraints on the input signal but incurs a minimum of one waitstate due to the additional synchronization stage. The minimum duration of an asynchronous READY signal for safe synchronization is one CLKOUT period plus the input setup time.

An active READY signal can be deactivated in response to the trailing (rising) edge of the corresponding command (\overline{RD} or \overline{WR}).

If the next bus cycle is controlled by READY, an active READY signal must be disabled before the first valid sample point in the next bus cycle. This sample point depends on the programmed phases of the next cycle.



Table 32 USIC SSC Master Mode Timing for Lower Voltage Range (cont'd)

| Parameter | Symbol | Values | | | Unit | Note / |
|--|-------------------|--------|------|------|------|----------------|
| | | Min. | Тур. | Max. | 1 | Test Condition |
| Receive data input setup time to SCLKOUT receive edge | t ₄ SR | 40 | - | _ | ns | |
| Data input DX0 hold time from SCLKOUT receive edge | t ₅ SR | -5 | _ | _ | ns | |

1) $t_{SYS} = 1 / f_{SYS}$

Table 33 USIC SSC Slave Mode Timing for Upper Voltage Range

| Parameter | Symbol | Values | | | Unit | Note / |
|---|---------------------------|--------|------|------|------|----------------|
| | | Min. | Тур. | Max. | 1 | Test Condition |
| Select input DX2 setup to first clock input DX1 transmit edge ¹⁾ | <i>t</i> ₁₀ SR | 7 | - | - | ns | |
| Select input DX2 hold after last clock input DX1 receive edge ¹⁾ | <i>t</i> ₁₁ SR | 7 | - | - | ns | |
| Receive data input setup time to shift clock receive edge ¹⁾ | <i>t</i> ₁₂ SR | 7 | _ | - | ns | |
| Data input DX0 hold time from clock input DX1 receive edge ¹⁾ | <i>t</i> ₁₃ SR | 5 | - | - | ns | |
| Data output DOUT valid time | <i>t</i> ₁₄ CC | 7 | - | 33 | ns | |

1) These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).



Package and Reliability

5 Package and Reliability

The XE166 Family devices use the package type PG-LQFP (Plastic Green - Low Profile Quad Flat Package). The following specifications must be regarded to ensure proper integration of the XE164xM in its target environment.

5.1 Packaging

These parameters specify the packaging rather than the silicon.

| Parameter | Symbol | Lin | nit Values | Unit | Notes |
|-----------------------|-------------------|------|------------|------|-------------------------------|
| | | Min. | Max. | | |
| Exposed Pad Dimension | $E x \times E y$ | - | 6.2 × 6.2 | mm | - |
| Power Dissipation | P _{DISS} | - | 1.0 | W | - |
| Thermal resistance | $R_{\Theta JA}$ | - | 47 | K/W | No thermal via ¹⁾ |
| Junction-Ambient | | | 29 | K/W | 4-layer, no pad ²⁾ |
| | | | 23 | K/W | 4-layer, pad ³⁾ |

 Table 39
 Package Parameters (PG-LQFP-100-8)

1) Device mounted on a 2-layer JEDEC board (according to JESD 51-3) or a 4-layer board without thermal vias; exposed pad not soldered.

 Device mounted on a 4-layer JEDEC board (according to JESD 51-7) with thermal vias; exposed pad not soldered.

 Device mounted on a 4-layer JEDEC board (according to JESD 51-7) with thermal vias; exposed pad soldered to the board.

Note: To improve the EMC behavior, it is recommended to connect the exposed pad to the board ground, independent of the thermal requirements. Board layout examples are given in an application note.

Package Compatibility Considerations

The XE164xM is a member of the XE166 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the Exposed Pad (if present) may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.