

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj256ga702-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	F	Pin Number/G	rid Locator				
Pin Function	28-Pin SOIC, SSOP, SPDIP	28-Pin QFN, UQFN	44-Pin TQFP	48-Pin QFN/TQFP	I/O	Input Buffer	Description
RA0	2	27	19	21	I/O	DIG/ST	PORTA Digital I/Os
RA1	3	28	20	22	I/O	DIG/ST	
RA2	9	6	30	33	I/O	DIG/ST	
RA3	10	7	31	34	I/O	DIG/ST	
RA4	12	9	34	37	I/O	DIG/ST	
RA7	_	_	13	14	I/O	DIG/ST	
RA8	_	—	32	35	I/O	DIG/ST	
RA9		_	35	38	I/O	DIG/ST	
RA10		_	12	13	I/O	DIG/ST	
RA11	_	—		8	I/O	DIG/ST	
RA12	_	_	_	20	I/O	DIG/ST	
RA13	_	_	_	32	I/O	DIG/ST	
RA14	_	—		44	I/O	DIG/ST	
RB0	4	1	21	23	I/O	DIG/ST	PORTB Digital I/Os
RB1	5	2	22	24	I/O	DIG/ST	
RB2	6	3	23	25	I/O	DIG/ST	
RB3	7	4	24	26	I/O	DIG/ST	
RB4	11	8	33	36	I/O	DIG/ST	
RB5	14	11	41	45	I/O	DIG/ST	
RB6	15	12	42	46	I/O	DIG/ST	
RB7	16	13	43	47	I/O	DIG/ST	
RB8	17	14	44	48	I/O	DIG/ST	
RB9	18	15	1	1	I/O	DIG/ST	
RB10	21	18	8	9	I/O	DIG/ST	
RB11	22	19	9	10	I/O	DIG/ST	
RB12	23	20	10	11	I/O	DIG/ST	
RB13	24	21	11	12	I/O	DIG/ST	
RB14	25	22	14	15	I/O	DIG/ST	
RB15	26	23	15	16	I/O	DIG/ST	
RC1	—	—	26	28	I/O	DIG/ST	PORTC Digital I/Os
RC2	—	—	27	29	I/O	DIG/ST	
RC3	—	—	36	39	I/O	DIG/ST	
RC4	—	—	37	40	I/O	DIG/ST	
RC5	_	—	38	41	I/O	DIG/ST	
RC6	—	—	2	2	I/O	DIG/ST	
RC7	—	—	3	3	I/O	DIG/ST	
RC8	_	_	4	4	I/O	DIG/ST	]
RC9	_	—	5	5	I/O	DIG/ST	

#### PIC24FJ256GA705 FAMILY PINOUT DESCRIPTIONS (CONTINUED) **TABLE 1-3:**

Legend:

TTL = TTL input buffer ANA = Analog level input/output DIG = Digital input/output

ST = Schmitt Trigger input buffer  $I^2C = I^2C/SMBus$  input buffer XCVR = Dedicated Transceiver

NOTES:

#### 6.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (1024 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 6-1):
  - a) Set the NVMOP<3:0> bits (NVMCON<3:0>) to '0011' to configure for block erase. Set the WREN (NVMCON<14>) bit.
  - b) Write the starting address of the block to be erased into the NVMADRU/NVMADR registers.
  - c) Write 55h to NVMKEY.
  - d) Write AAh to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.
- 4. Update the TBLPAG register to point to the programming latches on the device. Update the NVMADRU/NVMADR registers to point to the destination in the program memory.

## TABLE 6-1: EXAMPLE PAGE ERASE

- 5. Write the first 128 instructions from data RAM into the program memory buffers (see Table 6-1).
- 6. Write the program block to Flash memory:
  - a) Set the NVMOPx bits to '0010' to configure for row programming. Set the WREN bit.
  - b) Write 55h to NVMKEY.
  - c) Write AAh to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat Steps 4 through 6, using the next available 128 instructions from the block in data RAM, by incrementing the value in NVMADRU/ NVMADR until all 1024 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 6-2.

Step 1:	: Set the NVMCON register to erase a page.
MOV	#0x4003, W0
MOV	WO, NVMCON
Step 2:	: Load the address of the page to be erased into the NVMADR register pair.
MOV	<pre>#PAGE_ADDR_LO, W0</pre>
MOV	W0, NVMADR
MOV	<pre>#PAGE_ADDR_HI, W0</pre>
MOV	W0, NVMADRU
Step 3:	: Set the WR bit.
MOV	#0x55, W0
MOV	W0, NVMKEY
MOV	#OXAA, WO
MOV	W0, NVMKEY
BSET	NVMCON, #WR
NOP	
NOP	
NOP	

REGISTER 8-1: SR: A	LU STATUS REGISTER <sup>(1)</sup>
---------------------	-----------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	DC
bit 15							bit 8

R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 <sup>(2)</sup>	IPL1 <sup>(2)</sup>	IPL0 <sup>(2)</sup>	RA	Ν	OV	Z	С
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2,3)</sup> 111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9)
	001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)

**Note 1:** For complete register details, see Register 3-1.

- 2: The IPL<2:0> Status bits are concatenated with the IPL3 Status bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1. User interrupts are disabled when IPL3 = 1.
- 3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

## REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		T3MD	T2MD	T1MD		_	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	_	ADC1MD
bit 7		I					bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplement	ted: Read as '	כי				
bit 13	T3MD: Timer	3 Module Disat	ole bit				
	1 = Module is	disabled					
h# 40		ower and clock		enabled			
DIT 12	1 ZIVID: Timer	2 Module Disat	DIE DIT				
	1 = Module is 0 = Module p	ower and clock	sources are e	enabled			
bit 11	T1MD: Timer	1 Module Disat	ole bit				
	1 = Module is	disabled					
	0 = Module p	ower and clock	sources are e	enabled			
bit 10-8	Unimplement	ted: Read as '	כי				
bit 7	12C1MD: 12C1	1 Module Disat	ole bit				
	1 = Module is	s disabled					
	0 = Module p	0 = Module power and clock sources are enabled					
bit 6	U2MD: UART2 Module Disable bit						
	1 = Module is disabled 0 = Module power and clock sources are enabled						
bit 5	U1MD: UART	1 Module Disa	ble bit				
Site	1 = Module is	disabled					
	0 = Module p	ower and clock	sources are e	enabled			
bit 4	SPI2MD: SPI2	2 Module Disal	ole bit				
	1 = Module is	s disabled					
	0 = Module p	ower and clock	sources are e	enabled			
bit 3	SPI1MD: SPI1 Module Disable bit						
	1 = Module is disabled 0 = Module power and clock sources are enabled						
bit 2-1	U – Module power and Gock sources are enabled						
bit 0	ADC1MD: A/	Converter M	- odule Disable ł	pit			
	1 = Module is	disabled					
	0 = Module p	ower and clock	sources are e	enabled			

## 11.5 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

The Peripheral Pin Select (PPS) feature provides an alternative to these choices by enabling the user's peripheral set selection and its placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

#### 11.5.1 AVAILABLE PINS

The PPS feature is used with a range of up to 44 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

PIC24FJ256GA705 family devices support a larger number of remappable input/output pins than remappable input only pins. In this device family, there are up to 33 remappable input/output pins, depending on the pin count of the particular device selected. These pins are numbered, RP0 through RP28 and RPI29 through RPI32.

See Table 1-1 for a summary of pinout options in each package offering.

## 11.5.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals. PPS is not available for these peripherals:

- I<sup>2</sup>C (input and output)
- Input Change Notifications
- EPMP Signals (input and output)
- · Analog (inputs and outputs)
- INT0

A key difference between pin select and non-pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

#### 11.5.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (e.g., output compare, UART transmit) will take priority over general purpose digital functions on a pin, such as EPMP and port I/O. Specialized digital outputs will take priority over PPS outputs on the same pin. The pin diagrams list peripheral outputs in the order of priority. Refer to them for priority concerns on a particular pin.

Unlike PIC24F devices with fixed peripherals, pinselectable peripheral inputs will never take ownership of a pin. The pin's output buffer will be controlled by the TRISx setting or by a fixed peripheral on the pin. If the pin is configured in Digital mode, then the PPS input will operate correctly. If an analog function is enabled on the pin, the PPS input will be disabled.

#### 11.5.3 CONTROLLING PERIPHERAL PIN SELECT

PPS features are controlled through two sets of Special Function Registers (SFRs): one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	ICM2R5	ICM2R4	ICM2R3	ICM2R2	ICM2R1	ICM2R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	ICM1R5	ICM1R4	ICM1R3	ICM1R2	ICM1R1	ICM1R0
bit 7							bit 0
Legend:							
D - Doodobl	o hit	M = M/ritabla	hit	II – Unimplor	nontod hit road	1 22 '0'	

#### REGISTER 11-17: RPINR5: PERIPHERAL PIN SELECT INPUT REGISTER 5

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	ICM2R<5:0>: Input Capture Mode 2 bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 ICM1R<5:0>: Input Capture Mode 1 bits

#### REGISTER 11-18: RPINR6: PERIPHERAL PIN SELECT INPUT REGISTER 6

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	ICM4R5	ICM4R4	ICM4R3	ICM4R2	ICM4R1	ICM4R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	ICM3R5	ICM3R4	ICM3R3	ICM3R2	ICM3R1	ICM3R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13-8 ICM4R<5:0>: Input Capture Mode 4 bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 ICM3R<5:0>: Input Capture Mode 3 bits

## REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	IC32
bit 15							bit 8

R/W-0	R/W-0, HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9	Unimplemented: Read as '0'
bit 8	IC32: Cascade Two Input Capture Modules Enable bit (32-bit operation)
	<ul> <li>1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules)</li> <li>0 = ICx functions independently as a 16-bit module</li> </ul>
bit 7	ICTRIG: Input Capture x Sync/Trigger Select bit
	<ul> <li>1 = Triggers ICx from the source designated by the SYNCSELx bits</li> <li>0 = Synchronizes ICx with the source designated by the SYNCSELx bits</li> </ul>
bit 6	TRIGSTAT: Timer Trigger Status bit
	<ul> <li>1 = Timer source has been triggered and is running (set in hardware, can be set in software)</li> <li>0 = Timer source has not been triggered and is being held clear</li> </ul>
bit 5	Unimplemented: Read as '0'

- **Note 1:** Use these inputs as Trigger sources only and never as Sync sources.
  - 2: Never use an Input Capture x module as its own Trigger source by selecting this mode.



### 20.1 Memory Addressable in Different Modes

The memory space addressable by the device depends on the address/data multiplexing selection; it varies from 1K to 2 MB. Refer to Table 20-1 for different Memory-Addressable modes.

## 20.2 PMDOUT1 and PMDOUT2 Registers

The EPMP Data Output 1 and Data Output 2 registers are used only in Slave mode. These registers act as a buffer for outgoing data.

# 20.3 PMDIN1 and PMDIN2 Registers

The EPMP Data Input 1 and Data Input 2 registers are used in Slave modes to buffer incoming data. These registers hold data that is asynchronously clocked in. In Master mode, PMDIN1 is the holding register for incoming data.

Data Port Size	PMA<9:8>	PMA<7:0>	PMD<7:4>	PMD<3:0>	Accessible Memory
	Demulti	plexed Address	(ADRMUX<1:0>	= 00)	
8-Bit (PTSZ<1:0> = 00)	Addr<9:8>	Addr<7:0>	Da	ata	1K
4-Bit (PTSZ<1:0> = 01)	Addr<9:8>	Addr<7:0>	—	Data	1K
	1 Ad	dress Phase (AD	<b>DRMUX&lt;1:0&gt; =</b> 0	1)	
8-Bit (PTSZ<1:0> = 00)	—	PMALL	Addr<7	:0> Data	1K
4-Bit (PTSZ<1:0> = 01)	Addr<9:8>	PMALL	Addr<7:4>	Addr<3:0>	1K
			—	Data (1)	7
	2 Add	Iress Phases (Al	DRMUX<1:0> = 1	L0)	-
8-Bit (PTSZ<1:0> = 00)	—	PMALL	Addr	<7:0>	64K
		PMALH	Addr<	:15:8>	
		—	Da	ata	
4-Bit (PTSZ<1:0> = 01)	Addr<9:8>	PMALL	Addr<3:0>		1K
		PMALH	Addr	<7:4>	
		—	Da	ata	1
	3 Add	Iress Phases (Al	DRMUX<1:0> = 1	1)	
8-Bit (PTSZ<1:0> = 00)	—	PMALL	Addr	<7:0>	2 Mbytes
		PMALH	Addr<	:15:8>	7
		PMALU	Addr<22:16>		
		_	Data		
4-Bit (PTSZ<1:0> = 01)	Addr<13:12>	PMALL	Addr<3:0>		16K
		PMALH	Addr<7:4>		
		PMALU	Addr<	<11:8>	]
		—	Da	ata	1

## TABLE 20-1: EPMP FEATURE DIFFERENCES BY DEVICE PIN COUNT

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWCSAMP7	PWCSAMP6	PWCSAMP5	PWCSAMP4	PWCSAMP3	PWCSAMP2	PWCSAMP1	PWCSAMP0
bit 15			•		•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWCSTAB7	PWCSTAB6	PWCSTAB5	PWCSTAB4	PWCSTAB3	PWCSTAB2	PWCSTAB1	PWCSTAB0
bit 7			•		•		bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unk	nown
bit 15-8	PWCSAMP<7	:0>: Power Cor	ntrol Sample W	indow Timer bit	S		
	11111111 <b>= S</b>	ample window is	s always enable	d, even when P	WCEN = 0		
	11111110 <b>=</b> S	ample window is	s 254 TPWCCLK	clock periods			
	•						
	•						
	00000001 = S	ample window is	s 1 TPWCCLK clo	ock period			
	00000000 = N	lo sample windo	W				
bit 7-0	PWCSTAB<7:	0>: Power Con	trol Stability Wi	ndow Timer bit	<sub>S</sub> (1)		
	111111111 = S	Stability window	is 255 TPWCCL	к clock periods			
	11111110 = S	Stability window	IS 254 I PWCCL	K clock periods			
	•						
	•						
	0000001 = 5	Stability window	is 1 TPWCCLK C	lock period			
	00000000 = N	No stability wind	low; sample wir	ndow starts whe	en the alarm ev	ent triggers	

## REGISTER 21-5: RTCCON3L: RTCC CONTROL REGISTER 3 (LOW)

Note 1: The sample window always starts when the stability window timer expires, except when its initial value is 00h.

		Input S	Source
Bit Fi	eid value	CLC1	CLC2
DS4<2:0>	011	SDI1	SDI2
	001	CLC2 Output	CLC1 Output
DS3<2:0>	100	U1RX	U2RX
	011	SDO1	SDO2
	001	CLC1 Output	CLC2 Output
DS2<2:0>	011	U1TX	U2TX
	001	CLC2 Output	CLC1 Output

## TABLE 23-1: MODULE-SPECIFIC INPUT DATA SOURCES

## REGISTER 23-4: CLCxGLSL: CLCx GATE LOGIC INPUT SELECT LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| G1D4T | G1D4N | G1D3T | G1D3N | G1D2T | G1D2N | G1D1T | G1D1N |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	G2D4T: Gate 2 Data Source 4 True Enable bit
	<ul> <li>1 = The Data Source 4 signal is enabled for Gate 2</li> <li>0 = The Data Source 4 signal is disabled for Gate 2</li> </ul>
bit 14	G2D4N: Gate 2 Data Source 4 Negated Enable bit
	<ul> <li>1 = The Data Source 4 inverted signal is enabled for Gate 2</li> <li>0 = The Data Source 4 inverted signal is disabled for Gate 2</li> </ul>
bit 13	G2D3T: Gate 2 Data Source 3 True Enable bit
	<ul> <li>1 = The Data Source 3 signal is enabled for Gate 2</li> <li>0 = The Data Source 3 signal is disabled for Gate 2</li> </ul>
bit 12	G2D3N: Gate 2 Data Source 3 Negated Enable bit
	<ul> <li>1 = The Data Source 3 inverted signal is enabled for Gate 2</li> <li>0 = The Data Source 3 inverted signal is disabled for Gate 2</li> </ul>
bit 11	G2D2T: Gate 2 Data Source 2 True Enable bit
	<ul><li>1 = The Data Source 2 signal is enabled for Gate 2</li><li>0 = The Data Source 2 signal is disabled for Gate 2</li></ul>
bit 10	G2D2N: Gate 2 Data Source 2 Negated Enable bit
	<ul> <li>1 = The Data Source 2 inverted signal is enabled for Gate 2</li> <li>0 = The Data Source 2 inverted signal is disabled for Gate 2</li> </ul>
bit 9	G2D1T: Gate 2 Data Source 1 True Enable bit
	<ul> <li>1 = The Data Source 1 signal is enabled for Gate 2</li> <li>0 = The Data Source 1 signal is disabled for Gate 2</li> </ul>

REGISTER 24-8:	AD1CHITL: A/D SCAN COMPARE HIT REGISTER (LOW WORD)
----------------	--

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			CHH<	3:8>(1)		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CHF	1<7:0>			
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable bit	:	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimpleme	nted: Read as '0'					
bit 13-0	CHH<13:0>	: A/D Compare Hit	bits <sup>(1)</sup>				
	If CM<1:0> =	= 11:					
	1 = A/D Res	ult Buffer n has be	en written w	ith data or a ma	atch has occui	red	
	0 = A/D Res	ult Buffer n has no	t been writte	en with data			
	For All Othe	r Values of CM<1:0	)> <u>:</u>				
	1 = A match	has occurred on A	/D Result C	hannel n			
	0 = No mato	h has occurred on	A/D Result	Channel n			

**Note 1:** The CHH<13:10> bits are not implemented on 28-pin devices.

NOTES:

#### TABLE 32-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CH	ARACTE	RISTICS	Standard Opera Operating temp	Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
Operati	ing Volta	ge					
DC10	Vdd	Supply Voltage	2.0	—	3.6	V	BOR is disabled
			VBOR	—	3.6	V	BOR is enabled
DC12	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	Greater of: VPORREL or VBOR	_	_	V	VBOR is used only if BOR is enabled (BOREN = 1)
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	_		V	(Note 2)
DC17A	SVDD	Recommended VDD Rise Rate to Ensure Internal Power-on Reset Signal	1V/20 ms	_	1V/10 µS	sec	(Note 2, Note 4)
DC17B	VBOR	Brown-out Reset Voltage on VDD Transition, High-to-Low	2.0	2.1	2.2	V	(Note 3)

**Note 1:** This is the limit to which VDD may be lowered and the RAM contents will always be retained.

**2:** If the VPOR or SVDD parameters are not met, or the application experiences slow power-down VDD ramp rates, it is recommended to enable and use BOR.

**3:** On a rising VDD power-up sequence, application firmware execution begins at the higher of the VPORREL or VBOR level (when BOREN = 1).

4: VDD rise times outside this window may not internally reset the processor and are not parametrically tested.

## 32.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ256GA705 family AC characteristics and timing parameters.

#### TABLE 32-16: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions:	2.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature	-40°C $\leq$ TA $\leq$ +85°C for Industrial
	Operating voltage VDD range as de	scribed in Section 32.1 "DC Characteristics".

#### FIGURE 32-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 32-17: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
DO50	Cosco	OSCO/CLKO Pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSCI
DO56	Сю	All I/O Pins and OSCO	—	_	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	_	400	pF	In I <sup>2</sup> C mode

**Note 1:** Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

AC CHARACTERISTICS			Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
SY10	TMCL	MCLR Pulse Width (Low)	2		_	μS	
SY12	TPOR	Power-on Reset Delay	_	2	_	μs	
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	Lesser of: (3 Tcy + 2) or 700	_	(3 TCY + 2)	μs	
SY25	TBOR	Brown-out Reset Pulse Width	1	—	—	μS	$V \text{DD} \leq V \text{BOR}$
SY45	TRST	Internal State Reset Time	_	50	_	μs	
SY71	Трм	Program Memory Wake-up Time	—	20	—	μS	Sleep wake-up with VREGS = 1
			—	1	—	μS	Sleep wake-up with VREGS = 0
SY72	Tlvr	Low-Voltage Regulator Wake-up Time	—	90	—	μS	Sleep wake-up with VREGS = 1
			—	70	—	μS	Sleep wake-up with VREGS = 0

### TABLE 32-23: RESET AND BROWN-OUT RESET REQUIREMENTS

## 33.2 Package Details

The following sections give the technical details of the packages.

## 28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-105C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	Units	Ν		S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	X			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

Product Identification System	409
Program Memory Space	
Access Using Table Instructions	60
Addressing	58
Configuration Bits	
Code-Protect	44
Overview	43
Configuration Word Addresses	43
Customer OTP Memory	44
Hard Memory Vectors	43
Memory Map	42
Organization	43
Reading Data Using EDS	61
Sizes and Boundaries	42
Program Verification	344
Pulse-Width Modulation (PWM) Mode	175
Pulse-Width Modulation. See PWM.	
PWM	
Duty Cycle and Period	176

## R

Real-Time Clock and Calendar (RTCC)	251
Reference Clock Output	109
Referenced Sources	13
Register Summary	
Peripheral Module Disable (PMD)	116
Registers	
AD1CHITL (A/D Scan Compare Hit, Low Word	302
AD1CHS (A/D Sample Select)	300
AD1CON1 (A/D Control 1)	293
AD1CON2 (A/D Control 2)	295
AD1CON3 (A/D Control 3)	297
AD1CON4 (A/D Control 4)	298
AD1CON5 (A/D Control 5)	299
AD1CSSH (A/D Input Scan Select, High Word)	303
AD1CSSL (A/D Input Scan Select, Low Word)	303
AD1CTMENH (A/D CTMU Enable, High Word)	304
AD1CTMENL (A/D CTMU Enable, Low Word)	304
ALMDATEH (RTCC Alarm Date High)	263
ALMDATEL (RTCC Alarm Date Low)	263
ALMTIMEH (RTCC Alarm Time High)	262
ALMTIMEL (RTCC Alarm Time Low)	262
ANCFG (A/D Band Gap Reference	
Configuration)	301
ANSELx (Analog Select for PORTx)	132
CCPxCON1H (CCPx Control 1 High)	192
CCPxCON1L (CCPx Control 1 Low)	190
CCPxCON2H (CCPx Control 2 High)	195
CCPxCON2L (CCPx Control 2 Low)	194
CCPxCON3H (CCPx Control 3 High)	197
CCPxCON3L (CCPx Control 3 Low)	196
CCPxSTATH (CCPx Status High)	199
CCPxSTATL (CCPx Status Low)	198
CLCxCONH (CLCx Control High)	281
CLCxCONL (CLCx Control Low)	280
CLCxGLSH (CLCx Gate Logic Input	
Select High)	285
CLCxGLSL (CLCx Gate Logic Input	
Select Low)	283
CLCxSEL (CLCx Input MUX Select)	282
CLKDIV (Clock Divider)	102
CMSTAT (Comparator Module Status)	313
CMxCON (Comparator x Control,	
Comparators 1 Through 3)	312
CORCON (CPU Core Control)	39, 92
CRCCON1 (CRC Control 1)	274

	275
CPCXOPU (CPC XOP Belynomial Lligh Byte)	275
	270
CRCXORL (CRC XOR Polynomial, Low Byte)	276
CIMUCON1H (CIMU Control 1 High)	323
CTMUCON1L (CTMU Control 1 Low)	321
CTMUCON2L (CTMU Control 2 Low)	325
CVRCON (Comparator Voltage	
Reference Control)	316
DATEH (RTCC Date High)	261
DATEL (RTCC Date Low).	261
DMACHn (DMA Channel n Control)	68
DMACON (DMA Engine Control)	67
DMAINTn (DMA Channel n Interrunt)	60
EBSI IM Configuration	224
	331
FDEVOPT1 Configuration	339
FICD Configuration	338
FOSC Configuration	334
FOSCSEL Configuration	333
FPOR Configuration	337
FSEC Configuration	330
FSIGN Configuration	332
FWDT Configuration	335
HI VDCON (High/Low-Voltage Detect Control)	328
I2CxCONH (I2Cx Control High)	226
I2CxCONL (I2Cx Control Low)	224
12CXMSK (12CX Control Edw)	224
IZCXIVISK (IZCX Slave Mode Address Mask)	220
	227
ICxCON1 (Input Capture x Control 1)	169
ICxCON2 (Input Capture x Control 2)	170
INTCON1 (Interrupt Control 1)	93
INTCON2 (Interrupt Control 2)	94
INTCON4 (Interrupt Control 4)	95
INTTREG (Interrupt Control and Status)	96
IOCFx (Interrupt-on-Change Flag x)	134
IOCNX (Interrupt-on-Change Negative Edge x)	133
IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down	133
IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x)	133 135
IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x)	133 135
IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x)	133 135
IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x)	133 135 134
IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x)	133 135 134 133
IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status)	133 135 134 133 129
IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx)	133 135 134 133 129 131
IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control)	133 135 134 133 129 131 73
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IATx (Output Data for PORTx)</li> <li>NVMCON (Flash Memory Control)</li> <li>OCxCON1 (Output Compare x Control 1)</li> </ul>	133 135 134 133 129 131 73 178
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCXCON1 (Output Compare x Control 1)</li> <li>IOCXCON2 (Output Compare x Control 2)</li> </ul>	133 135 134 133 129 131 73 178 180
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCXCON1 (Output Compare x Control 1)</li> <li>IOCXCON2 (Output Compare x Control 2)</li> <li>IODCX (Open-Drain Enable for PORTx)</li> </ul>	133 135 134 133 129 131 73 178 180 131
IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Add and and and and and and and and and a	133 135 134 133 129 131 73 178 180 131 100
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCANT (Output Compare x Control)</li> <li>OCXCON2 (Output Compare x Control 1)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCIV (Oscillator Divisor)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSCAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCON (Flash Memory Control)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCIV (Oscillator Divisor)</li> <li>OSCEDIV (Oscillator Divisor)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104 105
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCON (Optimation Control)</li> <li>OSCON (Oscillator Control)</li> <li>OSCEDIV (Oscillator Divisor)</li> <li>OSCEDIV (Interrupt-on-Change Positive Po</li></ul>	133 135 134 133 129 131 73 178 180 131 104 104 103
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPX (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCON1 (Output Compare x Control)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCTUN (FRC Oscillator Tune)</li> <li>PADCON (Pad Configuration Control)</li> </ul>	133 135 134 133 129 131 73 178 180 131 104 104 105 250
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPX (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCON1 (Output Compare x Control)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCON (Oscillator Divisor)</li> <li>OSCTUN (FRC Oscillator Tune)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Pad Configuration Control)</li> </ul>	133 135 134 133 129 131 73 178 178 180 131 100 104 103 250
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>LATx (Output Data for PORTx).</li> <li>NVMCON (Flash Memory Control)</li> <li>OCxCON1 (Output Compare x Control 1)</li> <li>OCxCON2 (Output Compare x Control 2)</li> <li>ODCx (Open-Drain Enable for PORTx).</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCDIV (Oscillator Fractional Divisor)</li> <li>OSCTUN (FRC Oscillator Tune)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Port Configuration)</li> <li>PMCON1 (EPMP Control 1)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104 105 103 250 242
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>LATx (Output Data for PORTx)</li> <li>NVMCON (Flash Memory Control)</li> <li>OCxCON1 (Output Compare x Control 1)</li> <li>OCxCON2 (Output Compare x Control 2)</li> <li>ODCx (Open-Drain Enable for PORTx)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCDIV (Oscillator Ture)</li> <li>OSCTUN (FRC Oscillator Ture)</li> <li>PADCON (Pad Configuration Control)</li> <li>PMCON1 (EPMP Control 1)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104 105 103 250 129 242
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>LATx (Output Data for PORTx)</li> <li>NVMCON (Flash Memory Control)</li> <li>OCxCON1 (Output Compare x Control 1)</li> <li>OCxCON2 (Output Compare x Control 2)</li> <li>ODCx (Open-Drain Enable for PORTx)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCDIV (Oscillator Ture)</li> <li>OSCTUN (FRC Oscillator Ture)</li> <li>PADCON (Pad Configuration Control)</li> <li>PMCON1 (EPMP Control 1)</li> <li>PMCON2 (EPMP Control 2)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104 105 103 250 129 242 243
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>LATx (Output Data for PORTx)</li> <li>NVMCON (Flash Memory Control)</li> <li>OCxCON1 (Output Compare x Control 1)</li> <li>OCxCON2 (Output Compare x Control 2)</li> <li>ODCx (Open-Drain Enable for PORTx)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCDIV (Oscillator Fractional Divisor)</li> <li>OSCTUN (FRC Oscillator Tune)</li> <li>PADCON (Pad Configuration Control)</li> <li>PMCON1 (EPMP Control 1)</li> <li>PMCON2 (EPMP Control 3)</li> <li>PMCON3 (EPMP Control 3)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104 105 103 250 129 242 243 244
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCON (Fals the positive Edge x)</li> <li>IOCXCON2 (Open-Drain Enable for PORTx)</li> <li>OSCEDIV (Oscillator Divisor)</li> <li>OSCEDIV (Oscillator Fractional Divisor)</li> <li>OSCTUN (FRC Oscillator Tune)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Port Configuration)</li> <li>PACON1 (EPMP Control 1)</li> <li>PMCON3 (EPMP Control 3)</li> <li>PMCON4 (EPMP Control 4)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104 105 103 250 129 242 243 244 245
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPX (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IATx (Output Data for PORTx)</li> <li>NVMCON (Flash Memory Control)</li> <li>OCxCON1 (Output Compare x Control 1)</li> <li>OCxCON2 (Output Compare x Control 2)</li> <li>ODCX (Open-Drain Enable for PORTx)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCON (Oscillator Fractional Divisor)</li> <li>OSCTUN (FRC Oscillator Tune)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Port Configuration)</li> <li>PMCON1 (EPMP Control 1)</li> <li>PMCON3 (EPMP Control 3)</li> <li>PMCON4 (EPMP Chip Select x Base Address)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104 105 103 250 129 242 243 244 245 247
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPX (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCON (Flash Memory Control)</li> <li>OSCCON (Oscillator Downer x Control 1)</li> <li>OSCCIV (Oscillator Fractional Divisor)</li> <li>OSCTUN (FRC Oscillator Tune)</li> <li>PADCON (Port Configuration Control)</li> <li>PADCON (Port Configuration Control)</li> <li>PADCON (Port Configuration)</li> <li>PMCON3 (EPMP Control 2)</li> <li>PMCON4 (EPMP Control 3)</li> <li>PMCON4 (EPMP Control 4)</li> <li>PMCSxES (EPMP Chip Select x Base Address)</li> <li>PMCSxCF (EPMP Chip Select x Configuration)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104 105 103 250 129 242 244 245 247 246
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCON (Flash Memory Control)</li> <li>OSCCON (Output Compare x Control 1)</li> <li>OSCCON (Oscillator Divisor)</li> <li>OSCTUN (FRC Oscillator Tune)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Port Configuration)</li> <li>PADCON (Port Configuration)</li> <li>PMCON2 (EPMP Control 2)</li> <li>PMCON3 (EPMP Control 3)</li> <li>PMCON4 (EPMP Chip Select x Base Address)</li> <li>PMCSxMD (EPMP Chip Select x Mode)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104 105 103 250 129 242 244 244 245 246 248
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCON (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCON (Interrupt-on-Change Positive Edge x)</li> <li>OSCCON (Oscillator Dornorol)</li> <li>OSCCON (Oscillator Dornorol)</li> <li>OSCCON (Oscillator Divisor)</li> <li>OSCCON (Oscillator Tune)</li> <li>PADCON (Pat Configuration Control)</li> <li>PADCON (Pat Configuration Control)</li> <li>PADCON (Port Configuration Control)</li> <li>PMCON1 (EPMP Control 1)</li> <li>PMCON3 (EPMP Control 2)</li> <li>PMCON4 (EPMP Chip Select x Base Address)</li> <li>PMCSxMD (EPMP Chip Select x Mode)</li> <li>PMD1 (Peripheral Module Disable 1)</li> </ul>	133 135 134 133 129 131 73 178 178 178 178 100 131 100 104 105 103 250 242 243 244 245 247 248 248 248 248 248
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCPA (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Positive Edge x)</li> <li>IOCSCON (Ostilator Portrol 1)</li> <li>OSCCON (Oscillator Control 1)</li> <li>PACON2 (EPMP Control 4)</li> <li>PMCON3 (EPMP Chip Select x Donfiguration)</li> <li>PMCSxMD (EPMP Chip Select x Mode)</li> <li>PMD1 (Peripheral Module Disable 1)</li> <li>PMD2 (Peripheral Module Disable 2)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 131 100 104 105 210 242 243 245 247 248 248 117 118
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>LATx (Output Data for PORTx)</li> <li>NVMCON (Flash Memory Control)</li> <li>OCxCON1 (Output Compare x Control 1)</li> <li>OCxCON2 (Output Compare x Control 2)</li> <li>ODCx (Open-Drain Enable for PORTx)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCTUN (FRC Oscillator Tune)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Pert Configuration)</li> <li>PMCON3 (EPMP Control 1)</li> <li>PMCON3 (EPMP Control 4)</li> <li>PMCSxBS (EPMP Chip Select x Base Address)</li> <li>PMCSxMD (EPMP Chip Select x Mode)</li> <li>PMD1 (Peripheral Module Disable 1)</li> <li>PMD2 (Peripheral Module Disable 3)</li> </ul>	133 135 134 133 129 131 73 178 178 131 100 131 100 105 103 2109 242 244 244 247 248 117 118 119
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPx (Interrupt-on-Change Positive Edge x)</li> <li>IOCPX (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>LATx (Output Data for PORTx).</li> <li>NVMCON (Flash Memory Control)</li> <li>OCxCON1 (Output Compare x Control 1)</li> <li>OCxCON2 (Output Compare x Control 2)</li> <li>ODCx (Open-Drain Enable for PORTx).</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCON (Oscillator Tune)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Pert Configuration)</li> <li>PMCON3 (EPMP Control 1)</li> <li>PMCON3 (EPMP Control 3)</li> <li>PMCON4 (EPMP Chip Select x Base Address)</li> <li>PMCSxMD (EPMP Chip Select x Mode)</li> <li>PMD1 (Peripheral Module Disable 1)</li> <li>PMD2 (Peripheral Module Disable 3)</li> <li>PMD4 (Peripheral Module Disable 4)</li> </ul>	133 135 134 133 129 131 73 178 131 131 100 104 105 103 242 243 244 245 244 245 248 248 117 118 119 120
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPX (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>LATx (Output Data for PORTx).</li> <li>NVMCON (Flash Memory Control)</li> <li>OCxCON1 (Output Compare x Control 1)</li> <li>OCxCON2 (Output Compare x Control 2)</li> <li>ODCx (Open-Drain Enable for PORTx).</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCFDIV (Oscillator Fractional Divisor)</li> <li>OSCTUN (FRC Oscillator Tune).</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Pad Configuration Control)</li> <li>PMCON1 (EPMP Control 1)</li> <li>PMCON2 (EPMP Control 2)</li> <li>PMCON3 (EPMP Control 4)</li> <li>PMCSxBS (EPMP Chip Select x Base Address).</li> <li>PMCSXDD (EPMP Chip Select x Mode)</li> <li>PMD1 (Peripheral Module Disable 1)</li> <li>PMD2 (Peripheral Module Disable 2)</li> <li>PMD3 (Peripheral Module Disable 4)</li> <li>PMD5 (Peripheral Module Disable 5)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 104 105 103 242 243 244 245 244 245 244 245 246 248 117 118 119 120 121
<ul> <li>IOCNx (Interrupt-on-Change Negative Edge x)</li> <li>IOCPDx (Interrupt-on-Change Pull-Down Enable x)</li> <li>IOCPUx (Interrupt-on-Change Pull-up Enable x)</li> <li>IOCPX (Interrupt-on-Change Positive Edge x)</li> <li>IOCSTAT (Interrupt-on-Change Status)</li> <li>LATx (Output Data for PORTx).</li> <li>NVMCON (Flash Memory Control)</li> <li>OCxCON1 (Output Compare x Control 1)</li> <li>OCxCON2 (Output Compare x Control 2)</li> <li>ODCx (Open-Drain Enable for PORTx).</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCON (Oscillator Control)</li> <li>OSCCON (Oscillator Tune)</li> <li>PADCON (Fad Configuration Control)</li> <li>PADCON (Pad Configuration Control)</li> <li>PADCON (Pad Configuration Control)</li> <li>PMCON1 (EPMP Control 1)</li> <li>PMCON2 (EPMP Control 3)</li> <li>PMCON4 (EPMP Control 4)</li> <li>PMCSxBS (EPMP Chip Select x Base Address)</li> <li>PMD1 (Peripheral Module Disable 1)</li> <li>PMD2 (Peripheral Module Disable 3)</li> <li>PMD4 (Peripheral Module Disable 4)</li> <li>PMD5 (Peripheral Module Disable 5)</li> <li>PMD6 (Peripheral Module Disable 5)</li> <li>PMD6 (Peripheral Module Disable 6)</li> </ul>	133 135 134 133 129 131 73 178 180 131 100 131 100 104 105 103 220 242 243 244 245 244 245 247 246 117 119 120 121 122