

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj256ga702-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (PIC24FJ256GA702 Devices)




TABLE 1: COMPLETE PIN FUNCTION DESCRIPTIONS (PIC24FJ256GA702 QFN, UQFN)

Pin	Function	Pin	Function
1	PGD1/AN2/CTCMP/C2INB/ RP0 /RB0	15	TDO/C1INC/C2INC/C3INC/TMPRN/RP9/SDA1/T1CK/CTED4/RB9
2	PGC1/AN1-/AN3/C2INA/RP1/CTED12/RB1	16	Vss
3	AN4/C1INB/RP2/SDA2/CTED13/RB2	17	VCAP
4	AN5/C1INA/RP3/SCL2/CTED8/RB3	18	PGD2/TDI/ RP10 /OCM1C/CTED11/RB10
5	Vss	19	PGC2/TMS/REFI1/RP11/CTED9/RB11
6	OSCI/CLKI/C1IND/RA2	20	AN8/LVDIN/ RP12 /RB12
7	OSCO/CLKO/C2IND/RA3	21	AN7/C1INC/ RP13 /OCM1D/CTPLS/RB13
8	SOSCI/ RP4 /RB4	22	CVREF/AN6/C3INB/ RP14 /CTED5/RB14
9	SOSCO/PWRLCLK/RA4	23	AN9/C3INA/ RP15 /CTED6/RB15
10	Vdd	24	AVss/Vss
11	PGD3/ RP5 /ASDA1/OCM1E/RB5	25	AVdd/Vdd
12	PGC3/RP6/ASCL1/OCM1F/RB6	26	MCLR
13	RP7/OCM1A/CTED3/INT0/RB7	27	VREF+/CVREF+/AN0/C3INC/RP26/CTED1/RA0
14	TCK/RP8/SCL1/OCM1B/CTED10/RB8	28	VREF-/CVREF-/AN1/C3IND/ RP27 /CTED2/RA1

Legend: RPn represents remappable pins for Peripheral Pin Select (PPS) functions.

Note: Pinouts are subject to change.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

File Name	Address	All Resets	File Name	Address	All Resets
CPU CORE			INTERRUPT CONTR	OLLER (CONTINUE	D)
WREG0	0000	0000	IEC1	009A	0000
WREG1	0002	0000	IEC2	009C	0000
WREG2	0004	0000	IEC3	009E	0000
WREG3	0006	0000	IEC4	00A0	0000
WREG4	0008	0000	IEC5	00A2	0000
WREG5	000A	0000	IEC6	00A4	0000
WREG6	000C	0000	IEC7	00A6	0000
WREG7	000E	0000	IPC0	00A8	4444
WREG8	0010	0000	IPC1	00AA	4444
WREG9	0012	0000	IPC2	00AC	4444
WREG10	0014	0000	IPC3	00AE	4444
WREG11	0016	0000	IPC4	00B0	4444
WREG12	0018	0000	IPC5	00B2	4404
WREG13	001A	0000	IPC6	00B4	4444
WREG14	001C	0000	IPC7	00B6	4444
WREG15	001E	0800	IPC8	00B8	0044
SPLIM	0020	xxxx	IPC9	00BA	4444
PCL	002E	0000	IPC10	00BC	4444
PCH	0030	0000	IPC11	00BE	4444
DSRPAG	0032	0000	IPC12	00C0	4444
DSWPAG	0034	0000	IPC13	00C2	0440
RCOUNT	0036	xxxx	IPC14	00C4	4400
SR	0042	0000	IPC15	00C6	4444
CORCON	0044	0004	IPC16	00C8	4444
DISICNT	0052	xxxx	IPC17	00CA	4444
TBLPAG	0054	0000	IPC18	00CC	0044
INTERRUPT CON	TROLLER	•	IPC19	00CE	0040
INTCON1	0080	0000	IPC20	00D0	4440
INTCON2	0082	8000	IPC21	00D2	4444
INTCON4	0086	0000	IPC22	00D4	4444
IFS0	0088	0000	IPC23	00D6	4400
IFS1	008A	0000	IPC24	00D8	4444
IFS2	008C	0000	IPC25	00DA	0440
IFS3	008E	0000	IPC26	00DC	0400
IFS4	0090	0000	IPC27	00DE	4440
IFS5	0092	0000	IPC28	00E0	4444
IFS6	0094	0000	IPC29	00E2	0044
IFS7	0096	0000	INTTREG	00E4	0000
IEC0	0098	0000			

TABLE 4-4: SFR MAP: 0000h BLOCK

Legend: x = undefined. Reset values are shown in hexadecimal.

TABLE 8-2:	INTERRUPT VECTOR DETAILS (CONTINUED)
-------------------	--------------------------------------

	IRQ	IVT Address	Interrupt Bit Location			
Interrupt Source	#	IVI Address	Flag	Enable	Priority	
PMP – Parallel Master Port	45	00006Eh	IFS2<13>	IEC2<13>	PMPInterrupt	
DMA4 – Direct Memory Access 4	46	000070h	IFS2<14>	IEC2<14>	DMA4Interrupt	
	47	—	_	_	_	
	48	_	_	_	—	
SI2C2 – I2C2 Slave Events	49	000076h	IFS3<1>	IEC3<1>	SI2C2Interrupt	
MI2C2 – I2C2 Master Events	50	000078h	IFS3<2>	IEC3<2>	MI2C2Interrupt	
_	51	_		_		
	52	_		_		
INT3 – External Interrupt 3	53	00007Eh	IFS3<5>	IEC3<5>	INT3Interrupt	
INT4 – External Interrupt 4	54	000080h	IFS3<6>	IEC3<6>	INT4Interrupt	
	55	_		_	_	
	56	_	_	_	—	
	57	_		_	_	
SPI1RX – SPI1 Receive Done	58	000088h	IFS3<10>	IEC3<10>	SPI1RXInterrupt	
SPI2RX – SPI2 Receive Done	59	00008Ah	IFS3<11>	IEC3<11>	SPI2RXInterrupt	
SPI3RX – SPI3 Receive Done	60	00008Ch	IFS3<12>	IEC3<12>	SPI3RXInterrupt	
DMA5 – Direct Memory Access 5	61	00008Eh	IFS3<13>	IEC3<13>	DMA5Interrupt	
RTCC – Real-Time Clock and Calendar	62	000090h	IFS3<14>	IEC3<14>	RTCCInterrupt	
CCP1 – Capture/Compare 1	63	000092h	IFS3<15>	IEC3<15>	CCP1Interrupt	
CCP2 – Capture/Compare 2	64	000094h	IFS4<0>	IEC4<0>	CCP2Interrupt	
U1E – UART1 Error	65	000096h	IFS4<1>	IEC4<1>	U1EInterrupt	
U2E – UART2 Error	66	000098h	IFS4<2>	IEC4<2>	U2EInterrupt	
CRC – Cyclic Redundancy Check	67	00009Ah	IFS4<3>	IEC4<3>	CRCInterrupt	
	68	_	_	_	_	
_	69	_		_	_	
	70	_		_	_	
_	71	_		_	_	
HLVD – High/Low-Voltage Detect	72	0000A4h	IFS4<8>	IEC4<8>	HLVDInterrupt	
	73	—	_	_	_	
	74	—	_	_	_	
_	75	_		_	_	
	76	—	_	_	_	
CTMU – Interrupt	77	0000AEh	IFS4<13>	IEC4<13>	CTMUInterrupt	
	78	_		_	_	
	79	—	_	—	_	
	80	_	_	_	—	
	81	l _	_	_	—	
	82	—	—	—	_	
	83	_	_	_	_	

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7	bit 7						bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un			x = Bit is unkr	nown		

REGISTER 11-19: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC2R<5:0>: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	IC1R<5:0>: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits

REGISTER 11-20: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7 bit 0							

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-6 Unimplemented: Read as '0'

bit 5-0 IC3R<5:0>: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0
Legend:							

REGISTER 11-27: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK2R<5:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI2R<5:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

REGISTER 11-28: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	TXCKR5	TXCKR4	TXCKR3	TXCKR2	TXCKR1	TXCKR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **TXCKR<5:0>:** Assign General Timer External Input (TxCK) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 SS2R<5:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7							bit 0

REGISTER 11-36: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP9R<5:0>: RP9 Output Pin Mapping bits

- Peripheral Output Number n is assigned to pin, RP9 (see Table 11-7 for peripheral function numbers).bit 7-6Unimplemented: Read as '0'bit 5-0RP8R<5:0>: RP8 Output Pin Mapping bits
 - Peripheral Output Number n is assigned to pin, RP8 (see Table 11-7 for peripheral function numbers).

REGISTER 11-37: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15					•		bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP11R<5:0>:** RP11 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP11 (see Table 11-7 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP10R<5:0>:** RP10 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP10 (see Table 11-7 for peripheral function numbers).

15.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxRS is greater than PRy, the pin will remain high (100% duty cycle).

See Example 15-1 for PWM mode timing details. Table 15-1 and Table 15-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

EQUATION 15-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾

Maximum PWM Resolution (bits) = $\frac{\log_{10} \left(\frac{F_{CY}}{F_{PWM} \cdot (T_{imer} Prescale Value)} \right)}{\log_{10} (2)} \text{ bits}$

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

EXAMPLE 15-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

- Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where Fosc = 32 MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.
 TCY = 2 Tosc = 62.5 ns
 PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 μS
 PWM Period = (PR2 + 1) TCY (Timer2 Prescale Value)
 19.2 μS = (PR2 + 1) 62.5 ns 1
 PR2 = 306

 Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:
 PWM Resolution = log₁₀(FCY/FPWM)/log₁₀2) bits
 = (log₁₀(16 MHz/52.08 kHz)/log₁₀2) bits
 = 8.3 bits
- Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled.

TABLE 15-1:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz) ⁽¹⁾

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

TABLE 15-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)⁽¹⁾

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

REGISTER 16-5: CCPxCON3L: CCPx CONTROL 3 LOW REGISTERS⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—			DT<	5:0>			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				

bit 15-6 Unimplemented: Read as '0'

bit 5-0 DT<5:0>: CCPx Dead-Time Select bits⁽¹⁾ 111111 = Inserts 63 dead-time delay periods between complementary output signals 11110 = Inserts 62 dead-time delay periods between complementary output signals ... 000010 = Inserts 2 dead-time delay periods between complementary output signals 000001 = Inserts 1 dead-time delay period between complementary output signals 000000 = Dead-time logic is disabled

Note 1: This register is implemented in the MCCP1 module only.




FIGURE 17-1: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)

17.3 Audio Mode Operation

To initialize the SPIx module for Audio mode, follow the steps to initialize it for Master/Slave mode, but also set the AUDEN bit (SPIxCON1H<15>). In Master+Audio mode:

- This mode enables the device to generate SCKx and LRC pulses as long as the SPIEN bit (SPIxCON1L<15>) = 1.
- The SPIx module generates LRC and SCKx continuously in all cases, regardless of the transmit data, while in Master mode.
- The SPIx module drives the leading edge of LRC and SCKx within 1 SCKx period, and the serial data shifts in and out continuously, even when the TX FIFO is empty.

In Slave+Audio mode:

- This mode enables the device to receive SCKx and LRC pulses as long as the SPIEN bit (SPIxCON1L<15>) = 1.
- The SPIx module drives zeros out of SDOx, but does not shift data out or in (SDIx) until the module receives the LRC (i.e., the edge that precedes the left channel).
- Once the module receives the leading edge of LRC, it starts receiving data if DISSDI (SPIxCON1L<4>) = 0 and the serial data shifts out continuously, even when the TX FIFO is empty.

'1' = Bit is set

REGISTER 17-11: SPIxURDTL: SPIx UNDERRUN DATA REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			URDA	\TA<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			URD	ATA<7:0>			
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable bit		U = Unimplem	ented bit, read	as '0'	

bit 15-0 **URDATA<15:0>:** SPIx Underrun Data bits These bits are only used when URDTEN = 1. This register holds the data to transmit when a Transmit

> Underrun condition occurs. When the MODE<32,16> or WLENGTH<4:0> bits select 16 to 9-bit data, the SPIx only uses URDATA<15:0>. When the MODE<32,16> or WLENGTH<4:0> bits select 8 to 2-bit data, the SPIx only uses URDATA<7:0>.

'0' = Bit is cleared

x = Bit is unknown

REGISTER 17-12: SPIxURDTH: SPIx UNDERRUN DATA REGISTER HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			URDA	ATA<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			URDA	ATA<23:16>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable bit		U = Unimplem	ented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	iown

bit 15-0 URDATA<31:16>: SPIx Underrun Data bits

These bits are only used when URDTEN = 1. This register holds the data to transmit when a Transmit Underrun condition occurs.

When the MODE<32,16> or WLENGTH<4:0> bits select 32 to 25-bit data, the SPIx only uses URDATA<31:16>. When the MODE<32,16> or WLENGTH<4:0> bits select 24 to 17-bit data, the SPIx only uses URDATA<23:16>.

-n = Value at POR

23.0 CONFIGURABLE LOGIC CELL (CLC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Configurable Logic Cell (CLC)" (DS33949), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM. The Configurable Logic Cell (CLC) module allows the user to specify combinations of signals as inputs to a logic function and to use the logic output to control other peripherals or I/O pins. This provides greater flexibility and potential in embedded designs, since the CLC module can operate outside the limitations of software execution and supports a vast amount of output designs.

There are four input gates to the selected logic function. These four input gates select from a pool of up to 32 signals that are selected using four data source selection multiplexers. Figure 23-1 shows an overview of the module. Figure 23-3 shows the details of the data source multiplexers and logic input gate connections.





FIGURE 23-1: CLCx MODULE

PIC24FJ256GA705 FAMILY



REGISTER 24-2: AD1CON2: A/D CONTROL REGISTER 2 (CONTINUED)

bit 6-2	SMPI<4:0>: Interrupt Sample/DMA Increment Rate Select bits
	When DMAEN = 1 and DMABM = 0:
	11111 = Increments the DMA address after completion of the 32nd sample/conversion operation
	11110 = Increments the DMA address after completion of the 31st sample/conversion operation
	•
	•
	•
	00001 = Increments the DMA address after completion of the 2nd sample/conversion operation 00000 = Increments the DMA address after completion of each sample/conversion operation
	When DMAEN = 1 and DMABM = 1:
	11111 = Resets the DMA offset after completion of the 32nd sample/conversion operation 11110 = Resets the DMA offset after completion of the 31nd sample/conversion operation
	•
	•
	•
	00001 = Resets the DMA offset after completion of the 2nd sample/conversion operation 00000 = Resets the DMA offset after completion of every sample/conversion operation
	When DMAEN = 0:
	11111 = Interrupts at the completion of the conversion for each 32nd sample
	11110 = Interrupts at the completion of the conversion for each 31st sample
	•
	•
	•
	00001 = Interrupts at the completion of the conversion for every other sample 00000 = Interrupts at the completion of the conversion for each sample
bit 1	BUFM: Buffer Fill Mode Select bit
	 1 = Starts buffer filling at ADC1BUF0 on first interrupt and ADC1BUF13 on next interrupt 0 = Always starts filling buffer at ADC1BUF0
bit 0	ALTS: Alternate Input Sample Mode Select bit
	 1 = Uses channel input selects for Sample A on first sample and Sample B on next sample 0 = Always uses channel input selects for Sample A

NOTES:

REGISTER 27-1: CTMUCON1L: CTMU CONTROL REGISTER 1 LOW (CONTINUED)


bit 1-0 IRNG<1:0>: Current Source Range Select bits If IRNGH = 0: 11 = 55 μ A range 10 = 5.5 μ A range 01 = 550 μ A range 00 = 550 μ A range If IRNGH = 1: 11 = Reserved 10 = Reserved 01 = 2.2 mA range 00 = 550 μ A range

REGISTER 27-2: CTMUCON1H: CTMU CONTROL REGISTER 1 HIGH (CONTINUED)

- bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits
 - 1111 = CMP C3OUT 1110 = CMP C2OUT 1101 = CMP C1OUT 1100 = Peripheral clock 1011 = IC3 interrupt 1010 = IC2 interrupt 1001 = IC1 interrupt 1000 = CTED13 pin 0111 = CTED12 pin 0110 = CTED11 pin 0101 = CTED10 pin 0100 = CTED9 pin 0011 = CTED1 pin 0010 = CTED2 pin 0001 = OC1 0000 = Timer1 match
- bit 1 Unimplemented: Read as '0'
- bit 0 IRNGH: High-Current Range Select bit
 - 1 = Uses the higher current ranges (550 μ A-2.2 mA)
 - 0 = Uses the lower current ranges (550 nA-50 μA)
 - Current output is set by the IRNG<1:0> bits in the CTMUCON1L register.

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	M	LLIMETERS	
Dimensior	Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.20 REF	
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.50	0.55	0.70
Terminal-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2

Product Identification System	409
Program Memory Space	
Access Using Table Instructions	60
Addressing	58
Configuration Bits	
Code-Protect	44
Overview	43
Configuration Word Addresses	43
Customer OTP Memory	44
Hard Memory Vectors	
Memory Map	42
Organization	
Reading Data Using EDS	61
Sizes and Boundaries	
Program Verification	344
Pulse-Width Modulation (PWM) Mode	
Pulse-Width Modulation. See PWM.	
PWM	
Duty Cycle and Period	176

R

Real-Time Clock and Calendar (RTCC)	251
Reference Clock Output	109
Referenced Sources	13
Register Summary	
Peripheral Module Disable (PMD)	116
Registers	
AD1CHITL (A/D Scan Compare Hit, Low Word	
AD1CHS (A/D Sample Select)	
AD1CON1 (A/D Control 1)	
AD1CON2 (A/D Control 2)	
AD1CON3 (A/D Control 3)	
AD1CON4 (A/D Control 4)	
AD1CON5 (A/D Control 5)	
AD1CSSH (A/D Input Scan Select, High Word)	
AD1CSSL (A/D Input Scan Select, Low Word)	
AD1CTMENH (A/D CTMU Enable, High Word)	
AD1CTMENL (A/D CTMU Enable, Low Word)	
ALMDATEH (RTCC Alarm Date High)	
ALMDATEL (RTCC Alarm Date Low)	
ALMTIMEH (RTCC Alarm Time High)	
ALMTIMEL (RTCC Alarm Time Low)	262
ANCFG (A/D Band Gap Reference	
Configuration)	
ANSELx (Analog Select for PORTx)	
CCPxCON1H (CCPx Control 1 High)	
CCPxCON1L (CCPx Control 1 Low)	
CCPxCON2H (CCPx Control 2 High)	
CCPxCON2L (CCPx Control 2 Low)	
CCPxCON3H (CCPx Control 3 High)	
CCPxCON3L (CCPx Control 3 Low)	
CCPxSTATH (CCPx Status High)	
CCPxSTATL (CCPx Status Low)	
CLCxCONH (CLCx Control High)	
CLCxCONL (CLCx Control Low)	280
CLCxGLSH (CLCx Gate Logic Input	
Select High)	285
CLCxGLSL (CLCx Gate Logic Input	
Select Low)	
CLCxSEL (CLCx Input MUX Select)	
CLKDIV (Clock Divider)	
CMSTAT (Comparator Module Status)	313
CMxCON (Comparator x Control,	
Comparators 1 Through 3)	312
CORCON (CPU Core Control)), 92
CRCCON1 (CRC Control 1)	274

CRCCON2 (CRC Control 2)	275
CRCXORH (CRC XOR Polynomial, High Byte)	275
CRCXORL (CRC XOR Polynomial, Low Byte)	. 276
CTMUCON1H (CTMU Control 1 High)	. 323
CTMUCON1L (CTMU Control 1 Low)	
CTMUCON2L (CTMU Control 2 Low)	. 325
CVRCON (Comparator Voltage	
Reference Control)	316
DATEH (RTCC Date High)	261
DATEL (RTCC Date Low)	
DMACHn (DMA Channel n Control)	
DMACON (DMA Engine Control)	
DMAINTn (DMA Channel n Interrupt)	
FBSLIM Configuration	. 331
FDEVOPT1 Configuration	. 339
FICD Configuration	
FOSC Configuration	
FOSCSEL Configuration	
FPOR Configuration	
FSEC Configuration	
FSIGN Configuration	
FWDT Configuration	
HLVDCON (High/Low-Voltage Detect Control)	328
I2CxCONH (I2Cx Control High)	226
I2CxCONL (I2Cx Control Low)	
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	
ICxCON1 (Input Capture x Control 1)	
ICxCON2 (Input Capture x Control 2)	
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
INTCON4 (Interrupt Control 4)	95
INTTREG (Interrupt Control and Status)	96
INTTREG (Interrupt Control and Status) IOCFx (Interrupt-on-Change Flag x)	
IOCFx (Interrupt-on-Change Flag x)	. 134
IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x)	. 134
IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down	. 134 . 133
IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x)	. 134 . 133
IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up	. 134 . 133 . 135
IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x)	. 134 . 133 . 135 . 134
IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x)	. 134 . 133 . 135 . 134 . 133
IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x)	. 134 . 133 . 135 . 134 . 133 . 129
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) 	. 134 . 133 . 135 . 134 . 133 . 129 . 131
IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x)	. 134 . 133 . 135 . 134 . 133 . 129 . 131
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) 	. 134 . 133 . 135 . 134 . 133 . 129 . 131 73
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCFX (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) 	. 134 . 133 . 135 . 134 . 133 . 129 . 131 73 . 178
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCFX (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) 	. 134 . 133 . 135 . 134 . 133 . 129 . 131 73 . 178 . 180
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx). 	. 134 . 133 . 135 . 134 . 133 . 129 . 131 73 . 178 . 180 . 131
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) 	134 133 135 134 133 129 131 73 178 180 131 100
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCFX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCDIV (Oscillator Divisor) 	134 133 135 134 133 129 131 73 178 180 131 100 104
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Status) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCFDIV (Oscillator Fractional Divisor) 	. 134 . 133 . 135 . 134 . 133 . 129 . 131 73 . 178 . 131 . 100 . 104 . 105
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCFDIV (Oscillator Fractional Divisor) OSCTUN (FRC Oscillator Tune) 	. 134 133 . 135 . 134 133 . 129 . 131 73 . 178 . 180 . 131 . 100 . 104 . 105 . 103
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCFX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCFDIV (Oscillator Fractional Divisor) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) 	. 134 133 . 135 . 135 . 134 . 133 . 129 . 131 . 131 . 131 . 100 . 104 . 105 . 103 . 250
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCFDIV (Oscillator Tractional Divisor) OSCTUN (FRC Oscillator Tune) PADCON (Port Configuration Control) 	. 134 133 . 135 . 135 . 134 . 133 . 129 . 131 . 131 . 131 . 100 . 104 . 105 . 103 . 250 . 129
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCFX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCFDIV (Oscillator Fractional Divisor) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) 	. 134 133 . 135 . 135 . 134 . 133 . 129 . 131 . 131 . 131 . 100 . 104 . 105 . 103 . 250 . 129
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCFDIV (Oscillator Fractional Divisor) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) PMCON1 (EPMP Control 1) 	. 134 . 133 . 135 . 134 . 133 . 129 . 131 . 129 . 131 . 178 . 180 . 131 . 100 . 104 . 105 . 103 . 250 . 129 . 242
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCFX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCCDIV (Oscillator Fractional Divisor) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) PMCON1 (EPMP Control 1) PMCON2 (EPMP Control 2) 	. 134 . 133 . 135 . 134 . 133 . 129 . 131 . 178 . 180 . 131 . 100 . 104 . 105 . 103 . 250 . 129 . 242 . 243
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCCDIV (Oscillator Tractional Divisor) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) PADCON (Port Configuration) PMCON1 (EPMP Control 1) PMCON2 (EPMP Control 3) 	. 134 . 133 . 135 . 134 . 133 . 129 . 131 . 129 . 131 . 178 . 180 . 131 . 100 . 104 . 105 . 103 . 250 . 129 . 242 . 243 . 244
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx). NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCX (Open-Drain Enable for PORTx). OSCCON (Oscillator Control) OSCCON (Oscillator Torior) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) PADCON (Pat Configuration) PMCON1 (EPMP Control 1) PMCON3 (EPMP Control 3) PMCON4 (EPMP Control 4) 	. 134 133 . 135 . 134 133 129 .131 73 .178 .131 . 100 .131 .101 .105 .103 .250 .242 .243 .244 .245
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCX (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCCON (Oscillator Torio) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) PADCON (Port Configuration) PMCON1 (EPMP Control 1) PMCON3 (EPMP Control 3) PMCON4 (EPMP Control 4) PMCSxBS (EPMP Chip Select x Base Address) 	. 134 133 . 135 . 134 133 . 129 . 131 . 131 . 131 . 131 . 100 . 105 . 129 . 242 . 243 . 244 . 245 . 247
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCCDIV (Oscillator Torlor) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) PADCON (Port Configuration) PMCON1 (EPMP Control 1) PMCON3 (EPMP Control 3) PMCON4 (EPMP Chip Select x Base Address) PMCSxBS (EPMP Chip Select x Configuration) 	. 134 133 . 135 . 134 133 . 129 . 131 . 129 . 131 . 178 . 180 . 131 . 100 . 105 . 103 . 250 . 129 . 242 . 243 . 244 . 245 . 247 . 246
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx). NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCX (Open-Drain Enable for PORTx). OSCCON (Oscillator Control) OSCCON (Oscillator Torio) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) PADCON (Port Configuration) PMCON1 (EPMP Control 2) PMCON3 (EPMP Control 3) PMCON4 (EPMP Chip Select x Base Address) PMCSxMD (EPMP Chip Select x Mode) 	. 134 133 . 135 . 134 133 . 129 . 131 . 131 . 131 . 131 . 100 . 105 . 129 . 242 . 243 . 244 245 . 247 246 . 248
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx). NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx). OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) PADCON (Port Configuration) PMCON1 (EPMP Control 1) PMCON3 (EPMP Control 3) PMCON4 (EPMP Chip Select x Base Address) PMCSxMD (EPMP Chip Select x Mode) PMD1 (Peripheral Module Disable 1) 	. 134 133 . 135 . 134 133 129 .131 73 .178 .131 .100 .131 .101 .105 .103 .250 .242 .243 .244 .245 .247 .246 .248 .117
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx). NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx). OSCCON (Oscillator Control) OSCCDIV (Oscillator Control) OSCTUN (FRC Oscillator Tune) PADCON (Pad Configuration Control) PADCON (Port Configuration) PMCON3 (EPMP Control 1) PMCON3 (EPMP Control 3) PMCON4 (EPMP Chip Select x Base Address) PMCSxBS (EPMP Chip Select x Mode) PMD1 (Peripheral Module Disable 1) PMD2 (Peripheral Module Disable 2) 	. 134 133 . 135 . 134 133 129 .131 . 178 . 131 . 100 . 131 . 100 . 101 . 103 . 250 . 242 . 243 . 244 . 245 . 247 . 246 . 248 . 117 . 118
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCCON (Oscillator Ture) PADCON (Pad Configuration Control) PADCON (Pot Configuration) PMCON3 (EPMP Control 1) PMCON3 (EPMP Control 4) PMCSxBS (EPMP Chip Select x Base Address) PMCSXMD (EPMP Chip Select x Mode) PMD1 (Peripheral Module Disable 3) 	. 134 133 . 135 . 134 133 129 131 73 . 178 . 180 . 131 . 100 . 104 . 105 . 103 . 250 . 242 . 243 . 244 . 245 . 247 . 246 . 248 . 117 . 118 . 119
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPX (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx). NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCX (Open-Drain Enable for PORTx). OSCCON (Oscillator Control) OSCCON (Oscillator Ture) PADCON (Pad Configuration Control) PADCON (Pad Configuration Control) PADCON (Pot Configuration Control) PMCON1 (EPMP Control 1) PMCON3 (EPMP Control 3) PMCON4 (EPMP Chip Select x Base Address) PMCSxMD (EPMP Chip Select x Mode) PMD1 (Peripheral Module Disable 3) PMD4 (Peripheral Module Disable 4) 	. 134 133 . 135 . 134 133 129 131 73 .178 .180 .131 .100 .104 .105 .129 242 243 244 245 244 245 244 245 244 245 244 .245 .244 .245 .246 .248 .117 .246 .248 .117 .246 .248 .117 .246 .247 .246 .247 .246 .247 .246 .247 .246 .247 .246 .247 .246 .247 .246 .247 .246 .247 .246 .247 .247 .246 .247 .247 .247 .247 .247 .247 .247 .247
 IOCFx (Interrupt-on-Change Flag x) IOCNx (Interrupt-on-Change Negative Edge x) IOCPDx (Interrupt-on-Change Pull-Down Enable x) IOCPUx (Interrupt-on-Change Pull-up Enable x) IOCPx (Interrupt-on-Change Positive Edge x) IOCPX (Interrupt-on-Change Positive Edge x) IOCSTAT (Interrupt-on-Change Status) LATx (Output Data for PORTx) NVMCON (Flash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) ODCx (Open-Drain Enable for PORTx) OSCCON (Oscillator Control) OSCCON (Oscillator Ture) PADCON (Pad Configuration Control) PADCON (Pot Configuration) PMCON3 (EPMP Control 1) PMCON3 (EPMP Control 4) PMCSxBS (EPMP Chip Select x Base Address) PMCSXMD (EPMP Chip Select x Mode) PMD1 (Peripheral Module Disable 3) 	. 134 133 . 135 . 134 133 129 131 73 . 178 . 180 . 131 . 100 . 104 . 105 . 103 . 104 . 105 . 242 243 . 244 2445 . 247 . 246 . 248 . 117 . 118 . 119 . 120 . 121 . 135

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-1023-2