

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT
Number of I/O	40
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 14x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj256ga705t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Dim	F	Pin Number/Grid Locator					
Function	28-Pin SOIC, SSOP, SPDIP	28-Pin QFN, UQFN	44-Pin TQFP	48-Pin QFN/TQFP	I/O	Buffer	Description
PMD0	_	_	10	11	I/O	DIG/ST/ TTL	Parallel Master Port Data (Demultiplexed Master mode) or Address/Data
PMD1	—	—	9	10	I/O	DIG/ST/ TTL	(Multiplexed Master modes)
PMD2	—	—	8	9	I/O	DIG/ST/ TTL	
PMD3	—	—	1	1	I/O	DIG/ST/ TTL	
PMD4	—	—	44	48	I/O	DIG/ST/ TTL	
PMD5	—	—	43	47	I/O	DIG/ST/ TTL	
PMD6	—	—	42	46	I/O	DIG/ST/ TTL	
PMD7	—	—	41	45	I/O	DIG/ST/ TTL	
PMRD/PMWR	—	—	11	12	I/O	DIG/ST/ TTL	Parallel Master Port Read Strobe/ Write Strobe
PMWR/PMENB	—	—	14	15	I/O	DIG/ST/ TTL	Parallel Master Port Write Strobe/ Enable Strobe
PWRGT	_	—	_	_	0	DIG	Real-Time Clock Power Control Output
PWRLCLK	12	9	34	37	Ι	ST	Real-Time Clock 50/60 Hz Clock Input

#### TABLE 1-3: PIC24FJ256GA705 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

**Legend:** TTL = TTL input buffer

ANA = Analog level input/output DIG = Digital input/output ST = Schmitt Trigger input buffer

 $I^2C = I^2C/SMBus$  input buffer

XCVR = Dedicated Transceiver

# 2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN943, "Practical PICmicro<sup>®</sup> Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"
- AN1798, "Crystal Selection for Low-Power Secondary Oscillator"

#### FIGURE 2-5:

#### SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



# 3.2 CPU Control Registers

#### REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0					
_	—	—		_	—	—	DC					
bit 15							bit 8					
R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0					
IPL2 <sup>(2)</sup>	IPL1 <sup>(2)</sup>	IPL0 <sup>(2)</sup>	RA	N	OV	Z	С					
bit 7 bit (												
Legend:												
R = Readal	ole bit	W = Writable b	bit	U = Unimplem	nented bit, read	l as '0'						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown					
bit 15-9	Unimplement	ed: Read as '0										
bit 8	DC: ALU Half	Carry/Borrow t	Dit avv. and an bit (f:		ata) ar O <sup>th</sup> Iaur a	and an bit /fam.u.a						
	⊥ = A carry of of the res	ult occurred	ow-order bit (in	or byte-sized da	ata) or 8 <sup>th</sup> low-0	brder bit (for wo	ord-sized data)					
	0 = No carry	out from the 4 <sup>th</sup>	or 8 <sup>th</sup> low-ord	ler bit of the res	sult has occurre	ed						
bit 7-5	IPL<2:0>: CP	U Interrupt Pric	ority Level Stat	us bits <sup>(1,2)</sup>								
	111 = CPU In	terrupt Priority	Level is 7 (15)	; user interrupt	s are disabled							
	110 = CPU In	terrupt Priority	Level is 6 (14)									
	101 = CPU In 100 = CPU In	terrupt Priority	Level is 5 (13) Level is 4 (12)									
	011 = CPU In	terrupt Priority	Level is 3 (11)									
	010 = CPU In	terrupt Priority	Level is 2 (10)	1								
	001 = CPU In	terrupt Priority	Level is 1 (9)									
hit 4												
	1 = REPEAT	oop is in progre	ss									
	0 = REPEAT IC	op is not in pro	gress									
bit 3	N: ALU Negat	ive bit										
	1 = Result wa	s negative										
	0 = Result wa	s not negative (	zero or positiv	ve)								
bit 2	OV: ALU Over	flow bit										
	1 = Overflow d 0 = No overflow	occurred for sig	ned (2's comp 1	lement) arithm	etic in this arith	metic operation	1					
bit 1	Z: ALU Zero b	oit										
-	1 = An operati	ion, which affec	ts the Z bit, ha	as set it at some	e time in the pa	ist						
	0 = The most	recent operatio	n, which affec	ts the Z bit, has	cleared it (i.e.	, a non-zero res	sult)					
bit 0	C: ALU Carry/	Borrow bit										
	1 = A carry ou	t from the Mos	t Significant bit	t (MSb) of the r	esult occurred							
	0 = No carry c	out from the Mo	st Significant t	bit of the result	occurred							
Note 1:	The IPLx Status b	Note 1: The IPLx Status bits are read-only when NSTDIS (INTCON1<15>) = 1.										

2: The IPLx Status bits are concatenated with the IPL3 Status bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

# 8.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the PIC24FJ256GA705 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS70000600) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ256GA705 family interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24FJ256GA705 family CPU.

The interrupt controller has the following features:

- Up to Eight Processor Exceptions and Software Traps
- Seven User-Selectable Priority Levels
- Interrupt Vector Table (IVT) with a Unique Vector for Each Interrupt or Exception Source
- Fixed Priority within a Specified User Priority Level
- Fixed Interrupt Entry and Return Latencies

# 8.1 Interrupt Vector Table

The PIC24FJ256GA705 family Interrupt Vector Table (IVT), shown in Figure 8-1, resides in program memory starting at location, 000004h. The IVT contains 6 non-maskable trap vectors and up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

#### 8.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. The AIVTEN (INTCON2<8>) control bit provides access to the AIVT. If the AIVTEN bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application, and a support environment, without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

## 8.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24FJ256GA705 family devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

# 9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Oscillator" (DS39700), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The oscillator system for the PIC24FJ256GA705 family devices has the following features:

 An On-Chip PLL Block to provide a Range of Frequency Options for the System Clock

- Software-Controllable Switching between Various Clock Sources
- Software-Controllable Postscaler for Selective Clocking of CPU for System Power Savings
- A Fail-Safe Clock Monitor (FSCM) that Detects Clock Failure and Permits Safe Application Recovery or Shutdown
- A Separate and Independently Configurable System Clock Output for Synchronizing External Hardware
- A simplified diagram of the oscillator system is shown in Figure 9-1.



#### FIGURE 9-1: PIC24FJ256GA705 FAMILY CLOCK DIAGRAM

# 9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

#### 9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in FOSC must be programmed to '0'. (Refer to **Section 29.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled; this is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

#### 9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits value is transferred to the COSCx bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled) or SOSC (if SOSCEN remains set).
  - Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
    - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.

## REGISTER 9-7: REFOCONH: REFERENCE OSCILLATOR CONTROL REGISTER HIGH

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
				RODIV<14:8>						
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			RODI	V<7:0>						
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable b	it	U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						
bit 15	Unimpleme	nted: Read as '0	,							
bit 14-0	RODIV<14:0	>: Reference Clo	ock Divider bi	ts						
	Specifies 1/2	period of the ref	erence clock	in the source cl	ocks					
	(ex: Period o	of Output = [Refer	ence Source	* 2] * RODIV<1	14:0>; this equ	ation does not a	apply to			
	RODIV<14:0	)> = 0).								
	111111111	111111 = REFO	clock is the b	ase clock frequ	iency divided	by 65,534 (32,70	67 * 2)			
	111111111	111110 = REFO	CIOCK IS the b	ase clock frequ	iency divided	by 65,532 (32,70	56 ^ 2)			
	•									

.

0000000000011 = REFO clock is the base clock frequency divided by 6 (3 \* 2) 00000000000010 = REFO clock is the base clock frequency divided by 4 (2 \* 2) 00000000000001 = REFO clock is the base clock frequency divided by 2 (1 \* 2) 00000000000000 = REFO clock is the same frequency as the base clock (no divider)

# **10.0 POWER-SAVING FEATURES**

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Power-Saving Features" (DS39698), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ256GA705 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

# 10.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC<2:0> bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0** "Oscillator Configuration".

## 10.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the  ${\tt PWRSAV}$  instruction is shown in Example 10-1.

The MPLAB<sup>®</sup> XC16 C compiler offers "built-in" functions for the power-saving modes as follows:

Idle(); // places part in Idle
Sleep(); // places part in Sleep

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

**Note:** SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

#### 10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the these events:

- On any interrupt source that is individually enabled
- On any form of device Reset
- On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

#### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	SLEEP mode
PWRSAV	#IDLE_MODE	;	Put	the	device	into	IDLE mode

REGISTER 11-21: RPINR11: PERIPHERAL PI	IN SELECT INPUT REGISTER 11
--	-----------------------------

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	<b>OCFBR&lt;5:0&gt;:</b> Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

## REGISTER 11-22: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	TCKIBR5	TCKIBR4	TCKIBR3	TCKIBR2	TCKIBR1	TCKIBR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	TCKIAR5	TCKIAR4	TCKIAR3	TCKIAR2	TCKIAR1	TCKIAR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 TCKIBR<5:0>: Assign MCCP/SCCP Clock Input B to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 TCKIAR<5:0>: Assign MCCP/SCCP Clock Input A to Corresponding RPn or RPIn Pin bits

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0		
PWMRSEN	ASDGM	—	SSDG	—		_	_		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0		
bit 7	bit								
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15 bit 14	<ul> <li>bit 15 PWMRSEN: CCPx PWM Restart Enable bit</li> <li>1 = ASEVT bit clears automatically at the beginning of the next PWM period, after the shutdown input has ended</li> <li>0 = ASEVT bit must be cleared in software to resume PWM activity on output pins</li> <li>bit 14 ASDGM: CCPx Auto-Shutdown Gate Mode Enable bit</li> <li>1 = Waits until the next Time Base Reset or rollover for shutdown to occur</li> <li>0 = Shutdown event occurs immediately</li> </ul>								
bit 13	Unimplemen	ted: Read as '	)'						
bit 12 SSDG: CCPx Software Shutdown/Gate Control bit 1 = Manually forces auto-shutdown, timer clock gate or input capture signal gate event (setting of ASDGM bit still applies) 0 = Normal module operation									
bit 11-8	Unimplemen	ted: Read as '	)'						
bit 7-0	ASDG<7:0>:	CCPx Auto-Sh	utdown/Gating	Source Enable	e bits				
	1 = ASDGx S 0 = ASDGx S	Source n is ena Source n is disa	bled (see Table bled	e 16-6 for auto-	shutdown/gatir	ng sources)			

# REGISTER 16-3: CCPxCON2L: CCPx CONTROL 2 LOW REGISTERS

#### TABLE 16-6: AUTO-SHUTDOWN SOURCES

	Auto-Shutdown Source							
A3D6<7.02	MCCP1	MCCP2	MCCP3	MCCP4				
1xxx xxxx		OCFB						
x1xx xxxx		OCFA						
xx1x xxxx	CLC1	CLC1 CLC2 Not Used						
xxx1 xxxx		Not	Used					
xxxx 1xxx		Not Used						
xxxx x1xx	CMP3 Out							
xxxx xx1x		CMP2 Out						
xxxx xxx1		CMP	1 Out					

# 17.4 SPI Control Registers

# REGISTER 17-1: SPIxCON1L: SPIx CONTROL REGISTER 1 LOW

r							
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPIEN	—	SPISIDL	DISSDO	MODE32 <sup>(1,4)</sup>	MODE16 <sup>(1,4)</sup>	SMP	CKE <sup>(1)</sup>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN <sup>(2)</sup>	CKP	MSTEN	DISSDI	DISSCK	MCLKEN <sup>(3)</sup>	SPIFE	ENHBUF
bit 7			I	1			bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	SPIEN SPIX	On hit					
	1 = Enables	module					
	0 = Turns off	f and resets m	odule, disable	s clocks, disab	les interrupt ev	vent generatio	n, allows SFR
	modificat	ions					
bit 14	Unimplemen	ted: Read as 'o	)'				
bit 13	SPISIDL: SP	Ix Stop in Idle N	lode bit				
	1 = Halts in C	PU Idle mode					
	0 = Continues	s to operate in (	CPU Idle mode	9			
bit 12	DISSDO: Dis	able SDOx Out	put Port bit				
	1 = SDOx pin	is not used by	the module; p	in is controlled	by the port fund	tion	
		is controlled b	y the module	n			
bit 11-10	MODE<32,16	>: Serial Word	Length bits	•)			
	$\underline{AUDEN = 0};$						
	1	2 MODE TO	32-Bit	CATION			
	0	1	16-Bit				
	0	0	8-Bit				
	AUDEN = 1:						
	MODE3	2 MODE16					
	1		32-Bit Data	32-BIT FIFO, 3	2-Bit Channel/6	64-Bit Frame	
	0	1	16-Bit Data	, 16-Bit FIFO, 3	2-Bit Channel/	64-Bit Frame	
	0	0	16-Bit Data	, 16-Bit FIFO, 1	6-Bit Channel/3	32-Bit Frame	
bit 9	SMP: SPIx D	ata Input Samp	le Phase bit				
	Master Mode	<u>:</u>					
	1 = Input data	is sampled at	the end of data	a output time			
	0 = input data	a is sampled at	the middle of c	data output time	9		
	<u>Slave Mode:</u>	always sampler	l at the middle	of data output	time recordles	s of the SMP o	ettina
	input uata 15 c	aways sampled			anc, regardes		etting.
Note 1:	When AUDEN =	1, this module f	unctions as if	CKE = 0, regard	dless of its actu	al value.	
2:	When FRMEN =	1, SSEN is not	used.				
3:	MCLKEN can onl	y be written wh	en the SPIEN	bit = 0.			

4: This channel is not meaningful for DSP/PCM mode as LRC follows the FRMSYPW bit.

# 22.1 User Interface

#### 22.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up to the  $32^{nd}$  order, using up to 32 bits.

Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation. Functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit and the other a 32-bit equation.

#### EQUATION 22-1: 16-BIT, 32-BIT CRC POLYNOMIALS

#### X16 + X12 + X5 + 1

and

 $\begin{array}{c} X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + \\ X8 + X7 + X5 + X4 + X2 + X + 1 \end{array}$ 

To program these polynomials into the CRC generator, set the register bits, as shown in Table 22-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The '0' bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length 32, it is assumed that the  $32^{nd}$  bit will be used. Therefore, the X<31:1> bits do not have the  $32^{nd}$  bit.

# 22.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value between 1 and 32 bits using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15, the FIFO is 4 words deep. When the DWIDTHx bits are between 15 and 8, the FIFO is 8 words deep. When the DWIDTHx bits are less than 8, the FIFO is 16 words deep.

The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8, the smallest data element that can be written into the FIFO is 1 byte. For example, if the DWIDTHx bits are 5, then the size of the data is DWIDTH<4:0> + 1 or 6. The data is written as a whole byte; the two unused upper bits are ignored by the module.

Once data is written into the MSb of the CRCDAT registers (that is, the MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if the DWIDTHx bits are 24, the VWORDx bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written to before CRCDATH.

The CRC engine starts shifting data when the CRCGO bit (CRCCON1<4>) is set and the value of the VWORDx bits is greater than zero.

Each word is copied out of the FIFO into a buffer register, which decrements the VWORDx bits. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle, until the VWORDx bits reach zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.

When the VWORDx bits reach the maximum value for the configured value of the DWIDTHx bits (4, 8 or 16), the CRCFUL bit (CRCCON1<7>) becomes set. When the VWORDx bits reach zero, the CRCMPT bit (CRCCON1<6>) becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to '00000' whenever CRCEN is '0'.

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORDx bits is done.

## TABLE 22-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIALS

CBC Control Bito	Bit Values					
	16-Bit Polynomial	32-Bit Polynomial				
PLEN<4:0>	01111	11111				
X<31:16>	0000 0000 0000 0001	0000 0100 1100 0001				
X<15:1>	0001 0000 0010 000	0001 1101 1011 011				

R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC		
CRCEN	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0		
bit 15							bit 8		
R-0, HSC	R-1, HSC	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	U-0		
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—	—	—		
bit 7							bit 0		
Legend:		HC = Hardware	Clearable bit	HSC = Hardw	/are Settable/C	learable bit			
R = Readabl	le bit	W = Writable b	it	U = Unimplen	nented bit, read	l as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown		
bit 15	CRCEN: CF 1 = Enables 0 = Disable are NO	RC Enable bit s module s module; all sta T reset	te machines, po	inters and CRC	WDAT/CRCDA	T registers res،	et; other SFRs		
bit 14	Unimpleme	ented: Read as '	0'						
bit 13	<b>CSIDL:</b> CR0 1 = Discont 0 = Continu	C Stop in Idle Mo inues module op ies module opera	ode bit peration when do ation in Idle mod	evice enters Idl de	e mode				
bit 12-8	VWORD<4:	0>: CRC Pointer	r Value bits						
	Indicates the when PLEN	e number of valid $<4:0> \le 7.$	d words in the F	IFO. Has a max	kimum value of	8 when PLEN<	:4:0> ≥ 7 or 16		
bit 7	CRCFUL: C	RC FIFO Full bi	t						
	1 = FIFO is	full							
	0 = FIFO is	not full							
bit 6		RC FIFO Empty	bit						
	1 = FIFO IS 0 = FIFO IS	not empty							
bit 5	CRCISEL: (	CRC Interrupt Se	election bit						
	<ul> <li>1 = Interrupt on FIFO is empty; the final word of data is still shifting through the CRC</li> <li>0 = Interrupt on shift is complete and results are ready</li> </ul>								
bit 4	CRCGO: Start CRC bit								
	<ul> <li>1 = Starts CRC serial shifter</li> <li>0 = CRC serial shifter is turned off</li> </ul>								
bit 3	LENDIAN: Data Shift Direction Select bit								
	1 = Data wo 0 = Data wo	ord is shifted into	the CRC, start	ing with the LSI ing with the MS	b (little endian) b (big endian)				
bit 2-0	Unimpleme	ented: Read as '	0'						

# REGISTER 22-1: CRCCON1: CRC CONTROL 1 REGISTER

# PIC24FJ256GA705 FAMILY



# REGISTER 24-4: AD1CON4: A/D CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—		DMABL<2:0>(1	)
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	leared x = Bit is unknown		

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0

- DMABL<2:0>: DMA Buffer Size Select bits<sup>(1)</sup>
  - 111 = Allocates 128 words of buffer to each analog input
  - 110 = Allocates 64 words of buffer to each analog input
  - 101 = Allocates 32 words of buffer to each analog input
  - 100 = Allocates 16 words of buffer to each analog input
  - 011 = Allocates 8 words of buffer to each analog input
  - 010 = Allocates 4 words of buffer to each analog input
  - 001 = Allocates 2 words of buffer to each analog input
  - 000 = Allocates 1 word of buffer to each analog input
- **Note 1:** The DMABL<2:0> bits are only used when AD1CON1<11> = 1 and AD1CON1<12> = 0; otherwise, their value is ignored.

NOTES:

# 31.0 INSTRUCTION SET SUMMARY

**Note:** This chapter is a brief summary of the PIC24F Instruction Set Architecture (ISA) and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous PIC<sup>®</sup> MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 31-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 31-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register, 'Wb', without any address modifier
- The second source operand, which is typically a register, 'Ws', with or without an address modifier
- The destination of the result, which is typically a register, 'Wd', with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register, 'Wb', without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register, 'Wd', with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the Table Read and Table Write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Table Writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

DC CHARA	CTERISTIC	s	Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
Parameter No.	Typical <sup>(1)</sup>	Max	Units	Operating Temperature	Vdd	Conditions
Power-Dov	vn Current <sup>(</sup>	4,5)				
DC60	2.5	10	μA	-40°C		
	3.2	10	μA	+25°C	2.0V	
	11.5	45	μΑ	+85°C		Sloop(2)
	3.2	10	μA	-40°C		Sleep
	4.4	10	μA	+25°C	3.3V	
	12.2	45	μA	+85°C		
DC61	165		nA	-40°C		
	190	_	nA	+25°C	2.0V	
	14.5	_	μΑ	+85°C		Low Voltage Detention Clean(3)
	220	_	nA	-40°C		Low-vollage Relention Sleep**
	300	_	nA	+25°C	3.3V	
	15	_	μA	+85°C		

#### TABLE 32-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

**Note 1:** Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The retention low-voltage regulator is disabled; RETEN (RCON<12>) = 0, LPCFG (FPOR<2>) = 1.

3: The retention low-voltage regulator is enabled; RETEN (RCON<12>) = 1, LPCFG (FPOR<2>) = 0.

4: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and driven low. WDT, BOR and JTAG are all disabled.

5: These currents are measured on the device containing the most memory in this family.

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	<b>ILLIMETER</b>	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

# 44-Lead Plastic Thin Quad Flatpack (PT) - 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	Units			S
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.80 BSC	•
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B