

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga702t-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2: DEVICE FEATURES FOR THE PIC24FJXXXGA70X: 44-PIN AND 48-PIN DEVICES

Features	PIC24FJ64GA70X	PIC24FJ128GA70X	PIC24FJ256GA70X		
Operating Frequency	DC – 32 MHz				
Program Memory (bytes)	64K	128K	256K		
Program Memory (instruction words, 24 bits)	22,528	88,064			
Data Memory (bytes)		16K			
Interrupt Sources (soft vectors/NMI traps)	124				
I/O Ports		Ports A, B, C			
Total I/O Pins:					
44-pin	35	35	35		
48-pin	39	39	39		
Remappable Pins:					
44-pin		29 (29 I/Os, 0 input only)			
48-pin		33 (29 I/Os, 4 input only)			
DMA (6-channel)		1			
16-Bit Timers		3(1)			
Real-Time Clock and Calendar (RTCC)	Yes				
Cyclic Redundancy Check (CRC)	Yes				
Input Capture Channels	3 ⁽¹⁾				
Output Compare/PWM Channels	3 ⁽¹⁾				
Input Change Notification Interrupt	25 (remappable pins)				
Serial Communications:					
UART		2(1)			
SPI (3-wire/4-wire)		3 ⁽¹⁾			
l ² C	2				
Configurable Logic Cell (CLC)	2(1)				
Parallel Communications (EPMP/PSP)	Yes				
Capture/Compare/PWM/Timer Modules (MCCP)	4 Modules 1 (6-output), 3 (2-output)				
JTAG Boundary Scan	Yes				
10/12-Bit Analog-to-Digital Converter (A/D) Module (input channels)	14				
Analog Comparators	3				
CTMU Interface	Yes				
Universal Serial Bus Controller	No				
Resets (and delays)	Core POR, VDD POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (OST, PLL Lock)				
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations				
Packages		Pin TQFP, 48-Pin TQFP and			

Note 1: Some peripherals are accessible through remappable pins.

4.2 Data Memory Space

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Data Memory with Extended Data Space (EDS)" (DS39733). The information in this data sheet supersedes the information in the FRM.

The PIC24F core has a 16-bit wide data memory space, addressable as a single linear range. The Data Space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The Data Space memory map is shown in Figure 4-2.


The 16-bit wide data addresses in the data memory space point to bytes within the Data Space (DS). This gives a DS address range of 16 Kbytes or 8K words. The lower half (0000h to 7FFFh) is used for implemented (on-chip) memory addresses.

The upper half of data memory address space (8000h to FFFFh) is used as a window into the Extended Data Space (EDS). This allows the microcontroller to directly access a greater range of data beyond the standard 16-bit address range. EDS is discussed in detail in **Section 4.2.5 "Extended Data Space (EDS)**".

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

FIGURE 4-2: DATA SPACE MEMORY MAP FOR PIC24FJ256GA705 DEVICES



File Name	Address	All Resets	File Name	Address	All Resets
INPUT CAPTURE			MULTIPLE OUTPUT	CAPTURE/COMPARE	E/PWM (CONTINUED)
IC1CON1	0200	0000	CCP1RAH	0286	0000
IC1CON2	0202	000D	CCP1RBL	0288	0000
IC1BUF	0204	0000	CCP1RBH	028A	0000
IC1TMR	0206	0000	CCP1BUFL	028C	0000
IC2CON1	0208	0000	CCP1BUFH	028E	0000
IC2CON2	020A	000D	CCP2CON1L	0290	0000
IC2BUF	020C	0000	CCP2CON1H	0292	0000
IC2TMR	020E	0000	CCP2CON2L	0294	0000
IC3CON1	0210	0000	CCP2CON2H	0296	0100
IC3CON2	0212	000D	CCP2CON3L	0298	0000
IC3BUF	0214	0000	CCP2CON3H	029A	0000
IC3TMR	0216	0000	CCP2STATL	029C	00x0
OUTPUT COMPAR			CCP2STATH	029E	0000
OC1CON1	0230	0000	CCP2TMRL	02A0	0000
OC1CON2	0232	000C	CCP2TMRH	02A2	0000
OC1RS	0234	xxxx	CCP2PRL	02A4	FFFF
OC1R	0236	xxxx	CCP2PRH	02A6	FFFF
OC1TMR	0238	xxxx	CCP2RAL	02A8	0000
OC2CON1	023A	0000	CCP2RAH	02AA	0000
OC2CON2	023C	000C	CCP2RBL	02AC	0000
OC2RS	023E	xxxx	CCP2RBH	02AE	0000
OC2R	0240	xxxx	CCP2BUFL	02B0	0000
OC2TMR	0242	xxxx	CCP2BUFH	02B2	0000
OC3CON1	0244	0000	CCP3CON1L	02B4	0000
OC3CON2	0246	000C	CCP3CON1H	02B6	0000
OC3RS	0248	xxxx	CCP3CON2L	02B8	0000
OC3R	024A	xxxx	CCP3CON2H	02BA	0100
OC3TMR	024C	xxxx	CCP3CON3L	02BC	0000
MULTIPLE OUTPU	T CAPTURE/COMPARE		CCP3CON3H	02BE	0000
CCP1CON1L	026C	0000	CCP3STATL	02C0	00x0
CCP1CON1H	026E	0000	CCP3STATH	02C2	0000
CCP1CON2L	0270	0000	CCP3TMRL	02C4	0000
CCP1CON2H	0272	0100	CCP3TMRH	02C6	0000
CCP1CON3L	0274	0000	CCP3PRL	02C8	FFFF
CCP1CON3H	0276	0000	CCP3PRH	02CA	FFFF
CCP1STATL	0278	00x0	CCP3RAL	02CC	0000
CCP1STATH	027A	0000	CCP3RAH	02CE	0000
CCP1TMRL	027C	0000	CCP3RBL	02D0	0000
CCP1TMRH	027E	0000	CCP3RBH	02D2	0000
CCP1PRL	0280	FFFF	CCP3BUFL	02D4	0000
CCP1PRH	0282	FFFF	CCP3BUFH	02D6	0000
CCP1RAL	0284	0000			1 2000

TABLE 4-6: SFR MAP: 0200h BLOCK

Legend: x = undefined. Reset values are shown in hexadecimal.

File Name	Address	All Resets	File Name	Address	All Resets
DMA (CONTINUED)			DMA (CONTINUED)		
DMAINT5	0500	0000	DMADST5	0504	0000
DMASRC5	0502	0000	DMACNT5	0506	0001

TABLE 4-9: SFR MAP: 0500h BLOCK

Legend: x = undefined. Reset values are shown in hexadecimal.

TABLE 4-10: SFR MAP: 0600h BLOCK

File Name	Address	All Resets	File Name	Address	All Resets
I/O			PORTB (CONTINUE	D)	
PADCON	065E	0000	ANSB	067E	FFFF
IOCSTAT	0660	0000	IOCPB	0680	0000
PORTA			IOCNB	0682	0000
TRISA	0662	FFFF	IOCFB	0684	0000
PORTA	0664	0000	IOCPUB	0686	0000
LATA	0666	0000	IOCPDB	0688	0000
ODCA	0668	0000	PORTC		
ANSA	066A	FFFF	TRISC	068A	FFFF
IOCPA	066C	0000	PORTC	068C	0000
IOCNA	066E	0000	LATC	068E	0000
IOCFA	0670	0000	ODCC	0690	0000
IOCPUA	0672	0000	ANSC	0692	FFFF
IOCPDA	0674	0000	IOCPC	0694	0000
PORTB			IOCNC	0696	0000
TRISB	0676	FFFF	IOCFC	0698	0000
PORTB	0678	0000	IOCPUC	069A	0000
LATB	067A	0000	IOCPDC	069C	0000
ODCB	067C	0000			

Legend: x = undefined. Reset values are shown in hexadecimal.

DSRPAG (Data Space Read Register)	DSWPAG (Data Space Write Register)	Source/Destination Address while Indirect Addressing	24-Bit EA Pointing to EDS	Comment
x ⁽¹⁾	х ⁽¹⁾	0000h to 1FFFh	000000h to 001FFFh	Near Data Space ⁽²⁾
		2000h to 7FFFh	002000h to 007FFFh	
001h	001h		008000h to 00FFFEh	
002h	002h		010000h to 017FFEh	
003h •	003h •		018000h to 0187FEh	EPMP Memory Space
•	•	8000h to FFFFh	•	
•	•		•	
•			•	
1FFh	1FFh		FF8000h to FFFFFEh	
000h	000h		Invalid Address	Address Error Trap ⁽³⁾

TABLE 4-13: EDS MEMORY ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

Note 1: If the source/destination address is below 8000h, the DSRPAG and DSWPAG registers are not considered.
 2: This Data Space can also be accessed by Direct Addressing.

3: When the source/destination address is above 8000h and DSRPAG/DSWPAG are '0', an address error trap will occur.

4.2.6 SOFTWARE STACK

Apart from its use as a Working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer (SSP). The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value register (SPLIM), associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' as all stack operations must be wordaligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the SFR space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-6: CALL STACK FRAME




TABLE 8-2:	INTERRUPT VECTOR DETAILS (CONTINUED)
-------------------	--------------------------------------

	IRQ	IVT Address	Interrupt Bit Location		
Interrupt Source	#		Flag	Enable	Priority
PMP – Parallel Master Port	45	00006Eh	IFS2<13>	IEC2<13>	PMPInterrupt
DMA4 – Direct Memory Access 4	46	000070h	IFS2<14>	IEC2<14>	DMA4Interrupt
	47	—	_	_	_
	48	_		_	_
SI2C2 – I2C2 Slave Events	49	000076h	IFS3<1>	IEC3<1>	SI2C2Interrupt
MI2C2 – I2C2 Master Events	50	000078h	IFS3<2>	IEC3<2>	MI2C2Interrupt
_	51	_		_	
	52	_		_	
INT3 – External Interrupt 3	53	00007Eh	IFS3<5>	IEC3<5>	INT3Interrupt
INT4 – External Interrupt 4	54	000080h	IFS3<6>	IEC3<6>	INT4Interrupt
	55	_		_	_
	56	_		_	_
	57	_		_	_
SPI1RX – SPI1 Receive Done	58	000088h	IFS3<10>	IEC3<10>	SPI1RXInterrupt
SPI2RX – SPI2 Receive Done	59	00008Ah	IFS3<11>	IEC3<11>	SPI2RXInterrupt
SPI3RX – SPI3 Receive Done	60	00008Ch	IFS3<12>	IEC3<12>	SPI3RXInterrupt
DMA5 – Direct Memory Access 5	61	00008Eh	IFS3<13>	IEC3<13>	DMA5Interrupt
RTCC – Real-Time Clock and Calendar	62	000090h	IFS3<14>	IEC3<14>	RTCCInterrupt
CCP1 – Capture/Compare 1	63	000092h	IFS3<15>	IEC3<15>	CCP1Interrupt
CCP2 – Capture/Compare 2	64	000094h	IFS4<0>	IEC4<0>	CCP2Interrupt
U1E – UART1 Error	65	000096h	IFS4<1>	IEC4<1>	U1EInterrupt
U2E – UART2 Error	66	000098h	IFS4<2>	IEC4<2>	U2EInterrupt
CRC – Cyclic Redundancy Check	67	00009Ah	IFS4<3>	IEC4<3>	CRCInterrupt
	68	_	_	_	_
_	69	_		_	_
	70	_		_	_
_	71	_	_	_	_
HLVD – High/Low-Voltage Detect	72	0000A4h	IFS4<8>	IEC4<8>	HLVDInterrupt
	73	—	_	_	_
	74	—	_	_	_
_	75	_	_	_	_
	76	—	_	_	_
CTMU – Interrupt	77	0000AEh	IFS4<13>	IEC4<13>	CTMUInterrupt
	78	_	_	_	_
	79	—	_	—	_
	80	_	_	_	—
	81	l _	_	_	—
	82	—	—	—	_
	83	_	_	_	_

REGISTER 8-1:	SR: ALU STATUS REGISTER ⁽¹⁾
---------------	--

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—		—	DC
bit 15							bit 8

R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

011	= CPU Interrupt Priority Level is 6 (14) = CPU Interrupt Priority Level is 5 (13) = CPU Interrupt Priority Level is 4 (12) = CPU Interrupt Priority Level is 3 (11)
010 001	 CPU Interrupt Priority Level is 3 (11) CPU Interrupt Priority Level is 2 (10) CPU Interrupt Priority Level is 1 (9) CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

- 2: The IPL<2:0> Status bits are concatenated with the IPL3 Status bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1. User interrupts are disabled when IPL3 = 1.
- 3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS		—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
		_	MATHERR	ADDRERR	STKERR	OSCFAIL	
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit				•	ented bit, read		
-n = Value at POR '1' = Bit is set		et	'0' = Bit is clea	red	x = Bit is unkn	own	
bit 15	1 = Interrupt 0 = Interrupt	errupt Nesting nesting is dis nesting is en	abled abled				
bit 14-5	-	nted: Read as					
bit 4	1 = Math err	Math Error St or trap has oc or trap has nc	curred				
bit 3	1 = Address	error trap has	r Trap Status bit s occurred s not occurred				
bit 2	STKERR: St 1 = Stack err	ack Error Tra for trap has of for trap has no	p Status bit ccurred				
bit 1	1 = Oscillato	r failure trap h	re Trap Status bi nas occurred nas not occurred	it			
bit 0	Unimpleme	nted: Read as	s '0'				

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

U-0	R-x ⁽²⁾	R-x ⁽²⁾	R-x ⁽²⁾	U-0	R/W-x ⁽²⁾	R/W-x ⁽²⁾	R/W-x ⁽²⁾
_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0
oit 15							bit 8
R/W-0	R/W-0	R-0 ⁽⁴⁾	U-0	R/CO-0	R/W-0	R/W-0	R/W-0
CLKLOCK	(2)	LOCK		CF	POSCEN	SOSCEN	OSWEN
bit 7	IOLOOK	LOOK		0	TOODEN	OCCULIN	bit C
Legend:		CO = Clearal	ole Only bit				
R = Readal		W = Writable		•	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimplemen	ted: Read as '	٥'				
bit 14-12			o ator Selection b	nits(2)			
511 14-12			ency Divider (O				
	110 = Reserv						
		ower RC Oscill					
		dary Oscillator					
		y Oscillator wit y Oscillator (X ⁻		(XTPLL, ECPL	L)		
			th PLL module	(FRCPLL)			
		C Oscillator (F		()			
bit 11		ted: Read as '		(a)			
bit 10-8			Selection bits				
			ency Divider (O	SCFDIV)			
	110 = Reserv	/ed ower RC Oscill	ator (LPPC)				
		dary Oscillator	· · ·				
	011 = Primar	y Oscillator wit	h PLL module	(XTPLL, ECPL	L)		
		y Oscillator (X					
		C Oscillator wi C Oscillator (F	th PLL module	(FRCPLL)			
bit 7		·	Lock Enable b	bit			
	If FSCM is Er	nabled (FCKSN	1<1:0> = 00):				
		d PLL selection		od and may ba	modified by ap	tting the OSME	N bit
		sabled (FCKSI		eu anu may be	mounieu by se	tting the OSWE	
				and may be m	odified by setti	ng the OSWEN	bit.
bit 6	IOLOCK: I/O	Lock Enable b	it ⁽³⁾	-		-	
	1 = I/O lock is						
	0 = I/O lock is		4)				
bit 5		ock Status bit ⁽		1.1.1			
				start-up timer is timer is runnir	satisfied ng or PLL is dis	abled	
	OSCCON is prote Switching Opera			nt inadvertent c	lock switches.	See Section 9.	4 "Clock
	Reset values for t			the FNOSCx C	onfiguration bits	S.	
3:	The state of the load dition, if the IO	OLOCK bit car	only be chang	jed once an un	locking sequen	ce has been ex	
	This hit also reset	-					

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

4: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

Legend:	. 1. 14	M = M/ritable	L :4		optod bit road		
bit 7							bit 0
	—	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15			•				bit 8
—	—	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 11-42: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8**RP21R<5:0>:** RP21 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP21 (see Table 11-7 for peripheral function numbers).bit 7-6**Unimplemented:** Read as '0'
- bit 5-0 **RP20R<5:0>:** RP20 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP20 (see Table 11-7 for peripheral function numbers).

REGISTER 11-43: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
bit 7				•			bit 0
Legend:							

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP23R<5:0>:** RP23 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP23 (see Table 11-7 for peripheral function numbers).

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP22R<5:0>:** RP22 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP22 (see Table 11-7 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2 ⁽²⁾	ENFLT1 ⁽²⁾
bit 15							bit 8
R/W-0	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0
ENFLT0 ⁽²⁾	OCFLT2 ^(2,3)	OCFLT1 ^(2,4)	OCFLT0 ^(2,4)	TRIGMODE	OCM2 ⁽¹⁾	OCM1 ⁽¹⁾	ОСМ0 ⁽¹⁾
bit 7		•					bit 0
Legend:		HSC = Hardw	are Settable/C	earable bit			
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-14	Unimplemen	ted: Read as ')'				
bit 13	-		Stop in Idle Mo	ode Control bit			
	1 = Output C	ompare x halts	in CPU Idle mo	ode			
	0 = Output C	ompare x conti	nues to operate	e in CPU Idle m	node		
bit 12-10			pare x Timer S	elect bits			
		eral clock (FCY)					
	110 = Reserv 101 = Reserv						
			hchronous cloc	k is supported)			
	011 = Unimpl	emented		, , ,			
	010 = Unimpl						
	001 = Timer3 000 = Timer2						
bit 9		It Input 2 Enabl	le hit(2)				
Sit 0			/3 out) is enabl	ed ⁽³⁾			
	0 = Fault 2 is						
bit 8	ENFLT1: Fau	lt Input 1 Enab	le bit ⁽²⁾				
		DCFB pin) is er	abled ⁽⁴⁾				
	0 = Fault 1 is		(2)				
bit 7		It Input 0 Enab					
	1 = Fault 0 (0 0 = Fault 0 is	DCFA pin) is er disabled	abled(+)				
bit 6			PWM Fault 2/	Comparator 1/2	2/3) Condition	Status hit(2,3)	
		ult 2 has occuri					
		Fault 2 has occur					
bit 5	OCFLT1: Out	put Compare x	PWM Fault 1 (OCFB pin) Cor	ndition Status b	_{Dit} (2,4)	
	1 = PWM Fai	ult 1 has occuri	ed				
		Fault 1 has oc					
bit 4				on Status bit ^(2,4))		
		ult 0 has occuri					
	0 = NO PWM	Fault 0 has oc	curred				
	e OCx output n eripheral Pin \$		nfigured to an a	available RPn p	in. For more ir	nformation, see	Section 11.5
2: Th	e Fault input er	nable and Fault	status bits are	valid when OC	CM<2:0> = 111	or 110.	
3: Th	e Comparator	•					
4 TI	000000000						

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.5 "Peripheral Pin Select (PPS)".

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

- bit 3 TRIGMODE: Trigger Status Mode Select bit
 - 1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
 - 0 = TRIGSTAT is only cleared by software

bit 2-0 OCM<2:0>: Output Compare x Mode Select bits⁽¹⁾

- 111 = Center-Aligned PWM mode on $OCx^{(2)}$
- 110 = Edge-Aligned PWM mode on OCx⁽²⁾
- 101 = Double Compare Continuous Pulse mode: Initializes the OCx pin low; toggles the OCx state continuously on alternate matches of OCxR and OCxRS
- 100 = Double Compare Single-Shot mode: Initializes the OCx pin low; toggles the OCx state on matches of OCxR and OCxRS for one cycle
- 011 = Single Compare Continuous Pulse mode: Compare events continuously toggle the OCx pin
- 010 = Single Compare Single-Shot mode: Initializes OCx pin high; compare event forces the OCx pin low
- 001 = Single Compare Single-Shot mode: Initializes OCx pin low; compare event forces the OCx pin high
- 000 = Output compare channel is disabled
- Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 11.5 "Peripheral Pin Select (PPS)".
 - 2: The Fault input enable and Fault status bits are valid when OCM<2:0> = 111 or 110.
 - 3: The Comparator 1 output controls the OC1-OC3 channels.
 - 4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.5 "Peripheral Pin Select (PPS)".

REGISTER 16-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS (CONTINUED)

bit 3-0 MOD<3:0>: CCPx Mode Select bits

For CCSEL = 1 (Input Capture modes):

- 1xxx = Reserved
- 011x = Reserved
- 0101 = Capture every 16th rising edge
- 0100 = Capture every 4th rising edge
- 0011 = Capture every rising and falling edge
- 0010 = Capture every falling edge
- 0001 = Capture every rising edge
- 0000 = Capture every rising and falling edge (Edge Detect mode)

For CCSEL = 0 (Output Compare/Timer modes):

- 1111 = External Input mode: Pulse generator is disabled, source is selected by ICS<2:0>
- 1110 = Reserved
- 110x = Reserved
- 10xx = Reserved
- 0111 = Variable Frequency Pulse mode
- 0110 = Center-Aligned Pulse Compare mode, buffered
- 0101 = Dual Edge Compare mode, buffered
- 0100 = Dual Edge Compare mode
- 0011 = 16-Bit/32-Bit Single Edge mode, toggles output on compare match
- 0010 = 16-Bit/32-Bit Single Edge mode, drives output low on compare match
- 0001 = 16-Bit/32-Bit Single Edge mode, drives output high on compare match
- 0000 = 16-Bit/32-Bit Timer mode, output functions are disabled

21.3 Registers

21.3.1 RTCC CONTROL REGISTERS

REGISTER 21-1: RTCCON1L: RTCC CONTROL REGISTER 1 (LOW)

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
RTCEN	—	—	—	WRLOCK	PWCEN	PWCPOL	PWCPOE
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
RTCOE	OUTSEL2	OUTSEL1	OUTSEL0	_	_	_	TSAEN
bit 7							bit 0

Legend:			
R = Readable bit	t W = Writable bit U = Unimplemented bit		d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	RTCEN: RTCC Enable bit 1 = RTCC is enabled and counts from selected clock source 0 = RTCC is not enabled
bit 14-12	Unimplemented: Read as '0'
bit 11	WRLOCK: RTCC Register Write Lock
	1 = RTCC registers are locked0 = RTCC registers may be written to by user
bit 10	PWCEN: Power Control Enable bit
	1 = Power control is enabled0 = Power control is disabled
bit 9	PWCPOL: Power Control Polarity bit
	1 = Power control output is active-high0 = Power control output is active-low
bit 8	PWCPOE: Power Control Output Enable bit
	1 = Power control output pin is enabled0 = Power control output pin is disabled
bit 7	RTCOE: RTCC Output Enable bit
	1 = RTCC output is enabled0 = RTCC output is disabled
bit 6-4	OUTSEL<2:0>: RTCC Output Signal Selection bits
	111 = Unused 110 = Unused 101 = Unused
	100 = Timestamp A event
	011 = Power control
	010 = RTCC input clock 001 = Second clock
	000 = Alarm event
bit 3-1	Unimplemented: Read as '0'
bit 0	TSAEN: Timestamp A Enable bit
	1 = Timestamp event will occur when a low pulse is detected on the TMPRN pin 0 = Timestamp is disabled

21.3.4 ALARM VALUE REGISTERS

REGISTER 21-11: ALMTIMEL: RTCC ALARM TIME REGISTER (LOW)

U-0	R/W-0						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_		_		_		—
bit 7							bit 0

Legend	
--------	--

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	SECTEN<2:0>: Binary Coded Decimal Value of Seconds '10' Digit bits
	Contains a value from 0 to 5.
bit 11-8	SECONE<3:0>: Binary Coded Decimal Value of Seconds '1' Digit bits
	Contains a value from 0 to 9.
bit 7-0	Unimplemented: Read as '0'

REGISTER 21-12: ALMTIMEH: RTCC ALARM TIME REGISTER (HIGH)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 7	-			•		•	bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown

-n = Value a	at POR	1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-14	Unimplen	nented: Read as '0'		
bit 13-12	HRTEN<1	:0>: Binary Coded Decima	al Value of Hours '10' Digit bits	
	Contains a	a value from 0 to 2.		
bit 11-8	HRONE<	3:0>: Binary Coded Decim	al Value of Hours '1' Digit bits	
	Contains a	a value from 0 to 9.		
bit 7	Unimplen	nented: Read as '0'		
bit 6-4	MINTEN<	2:0>: Binary Coded Decim	nal Value of Minutes '10' Digit bits	
	Contains a	a value from 0 to 5.		
bit 3-0	MINONE<	3:0>: Binary Coded Decir	nal Value of Minutes '1' Digit bits	
	Contains a	a value from 0 to 9.		

	_			_						
	-		-			R/W-0				
EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT				
						bit 8				
	DAMO	DAMA								
1					0-0	R/W-0				
EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0		IRNGH				
						bit 0				
le hit	W = Writable k	sit		pented bit read	ae '0'					
		JIL	-			0.11/2				
POR	i = bit is set			areu		IOWI				
	- 	ensitive Select	hit							
			bit							
•		Select bit								
	1 = Edge 1 is programmed for a positive edge response									
0 = Edge 1 is	programmed for	or a negative e	dge response							
EDG1SEL<3:0>: Edge 1 Source Select bits										
1111 = CMP C3OUT										
1110 = CMP C2OUT										
1001 = IC2 interrupt										
1010 = IC1 interrupt										
	•									
	•									
0100 = CTED3 pin										
0011 = CTED1 pin										
	02 pin									
	1 match									
-										
1 = Edge 2 has occurred										
0 = Edge 2 has not occurred										
EDG1STAT: Edge 1 Status bit										
Indicates the status of Edge 1 and can be written to control current source.										
1 = Edge 1 has occurred										
-		politivo Coloct	hit							
		ensitive Select	DIL							
1 — Innutio										
1 = Input is ec 0 = Input is lev										
0 = Input is le	vel-sensitive	Select bit								
0 = Input is leven by EDG2POL: E			ae response							
	R/W-0 EDG2POL EDG2POL I = Input is ed 0 = Input is lee EDG1POL: E 1 = Edge 1 is 0 = Edge 1 is 0 = Edge 1 is 0 = Edge 1 is 111 = CMP 101 = CMP 100 = IC3 in 101 = CMP 100 = IC3 in 101 = CTED 100 = CTED 010 = CTED 001 = CTED 0 = Edge 2 ha <tr< td=""><td>EDG1POLEDG1SEL3R/W-0R/W-0EDG2POLEDG2SEL3EDG2POLEDG2SEL3EDG1MOD:Edge 1 Edge-Set1 = Input is edge-sensitive0 = Input is level-sensitiveEDG1POL:Edge 1 Polarity S1 = Edge 1 is programmed for0 = Edge 1 is programmed for0 = Edge 1 is programmed for0 = Edge 1 is programmed for111 = CMP C3OUT110 = CMP C1OUT110 = CMP C1OUT101 = IC2 interrupt101 = IC2 interrupt101 = CTED8 pin100 = CTED7 pin011 = CTED6 pin010 = CTED1 pin010 = CTED2 pin001 = OC1000 = Timer1 matchEDG2STAT:Edge 2 has occurred0 = Edge 2 has not occurredEDG1STAT:Edge 1 has not occurred0 = Edge 1 has not occurred</td><td>EDG1POLEDG1SEL3EDG1SEL2R/W-0R/W-0R/W-0EDG2POLEDG2SEL3EDG2SEL2Ide bitW = Writable bittPOR'1' = Bit is setEDG1MOD: Edge 1 Edge-Sensitive Select1 = Input is edge-sensitive0 = Input is level-sensitiveEDG1POL: Edge 1 Polarity Select bit1 = Edge 1 is programmed for a positive ed0 = Edge 1 is programmed for a negative edEDG1SEL<3:0>: Edge 1 Source Select bits111 = CMP C3OUT1100 = IC3 interrupt1011 = IC2 interrupt1010 = IC1 interrupt1010 = CTED8 pin1000 = CTED7 pin0111 = CTED6 pin0101 = CTED4 pin0010 = CTED5 pin0111 = CTED1 pin0010 = CTED2 pin0011 = OC10000 = Timer1 matchEDG2STAT: Edge 2 Status bitIndicates the status of Edge 2 and can be v1 = Edge 2 has not occurred0 = Edge 1 has occurred0 = Edge 1 has not occurred0 = Edge 1 has not occurred</td><td>EDG1POL EDG1SEL3 EDG1SEL2 EDG1SEL1 R/W-0 R/W-0 R/W-0 R/W-0 EDG2POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG1POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG1POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG1POL Edge 1 Edge-Sensitive Select bit 1 = lnput is edge-sensitive 0 = Input is level-sensitive EDG1POL: Edge 1 Polarity Select bit 1 = Edge 1 is programmed for a positive edge response 0 = Edge 1 is programmed for a negative edge response 0 = Edge 1 is programmed for a negative edge response EDG1SEL-3:0-: Edge 1 Source Select bits 1110 = CMP C3OUT 1101 = CMP C3OUT 1101 = CMP C10UT 1001 = IC2 interrupt 1001 = IC1 interrupt 1001 = IC1 interrupt 1001 = CTED8 pin 1000 = CTED5 pin 0011 = CTED5 pin 0011 = CTED5 pin 0011 = CTED1 pin 0001 = OC1 0000 = Timer1 match EDG2STAT: Edge 2 Status bit Indicates the status of Edge 2 and can be written to controc 1 = Edge 1 has occurred 0 = Edge 2 has not occurred 0 = Edge 2 has not occurred</td><td>EDG1POL EDG1SEL3 EDG1SEL2 EDG1SEL1 EDG1SEL0 RW-0 RW-0 RW-0 RW-0 RW-0 EDG2POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG2SEL0 EDG1MOD: Edge 1 Edg2SEL3 EDG2SEL2 EDG2SEL1 EDG2SEL0 EDG1MOD: Edge 1 Edg2SEL3 EDG2SEL2 EDG2SEL1 EDG2SEL0 EDG1MOD: Edge 1 Edg2-Sensitive Select bit 1 Is cleared EDG1POL: Edge 1 Edg2-Sensitive Select bit 1 Edg1 FOL: Edg1 Polarity Select bit 1 = Edge 1 is programmed for a positive edge response 0 = Edg2 1 is programmed for a negative edge response 0 = Edg1SEL<3:00-:</td> Edg1 1 Edg1 POL: 1111 = CMP C3OUT 1101 = CMP C3OUT 1101 = CMP C3OUT 1101 = CMP C3OUT 1101 = CMP C3OUT 1101 = CMP C3OUT 1101 = IC2 interrupt 1010 = IC3 interrupt 1001 = CTED7 pin 0111 = CTED8 pin 0101 = CTED5 pin 0101 = CTED5 pin 0101 = CTED3 pin 0101 = CTED4 pin 0100 = CTED2 pin 0011 = CTED5 pin 0010 = CTED2 pin 0000 = Timer1 match EDG2STAT: Edge 1 Status bit Indicates the status of Edg2 and can be written to control current sourcof</tr<>	EDG1POLEDG1SEL3R/W-0R/W-0EDG2POLEDG2SEL3EDG2POLEDG2SEL3EDG1MOD:Edge 1 Edge-Set1 = Input is edge-sensitive0 = Input is level-sensitiveEDG1POL:Edge 1 Polarity S1 = Edge 1 is programmed for0 = Edge 1 is programmed for0 = Edge 1 is programmed for0 = Edge 1 is programmed for111 = CMP C3OUT110 = CMP C1OUT110 = CMP C1OUT101 = IC2 interrupt101 = IC2 interrupt101 = CTED8 pin100 = CTED7 pin011 = CTED6 pin010 = CTED1 pin010 = CTED2 pin001 = OC1000 = Timer1 matchEDG2STAT:Edge 2 has occurred0 = Edge 2 has not occurredEDG1STAT:Edge 1 has not occurred0 = Edge 1 has not occurred	EDG1POLEDG1SEL3EDG1SEL2R/W-0R/W-0R/W-0EDG2POLEDG2SEL3EDG2SEL2Ide bitW = Writable bittPOR'1' = Bit is setEDG1MOD: Edge 1 Edge-Sensitive Select1 = Input is edge-sensitive0 = Input is level-sensitiveEDG1POL: Edge 1 Polarity Select bit1 = Edge 1 is programmed for a positive ed0 = Edge 1 is programmed for a negative edEDG1SEL<3:0>: Edge 1 Source Select bits111 = CMP C3OUT1100 = IC3 interrupt1011 = IC2 interrupt1010 = IC1 interrupt1010 = CTED8 pin1000 = CTED7 pin0111 = CTED6 pin0101 = CTED4 pin0010 = CTED5 pin0111 = CTED1 pin0010 = CTED2 pin0011 = OC10000 = Timer1 matchEDG2STAT: Edge 2 Status bitIndicates the status of Edge 2 and can be v1 = Edge 2 has not occurred0 = Edge 1 has occurred0 = Edge 1 has not occurred0 = Edge 1 has not occurred	EDG1POL EDG1SEL3 EDG1SEL2 EDG1SEL1 R/W-0 R/W-0 R/W-0 R/W-0 EDG2POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG1POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG1POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG1POL Edge 1 Edge-Sensitive Select bit 1 = lnput is edge-sensitive 0 = Input is level-sensitive EDG1POL: Edge 1 Polarity Select bit 1 = Edge 1 is programmed for a positive edge response 0 = Edge 1 is programmed for a negative edge response 0 = Edge 1 is programmed for a negative edge response EDG1SEL-3:0-: Edge 1 Source Select bits 1110 = CMP C3OUT 1101 = CMP C3OUT 1101 = CMP C10UT 1001 = IC2 interrupt 1001 = IC1 interrupt 1001 = IC1 interrupt 1001 = CTED8 pin 1000 = CTED5 pin 0011 = CTED5 pin 0011 = CTED5 pin 0011 = CTED1 pin 0001 = OC1 0000 = Timer1 match EDG2STAT: Edge 2 Status bit Indicates the status of Edge 2 and can be written to controc 1 = Edge 1 has occurred 0 = Edge 2 has not occurred 0 = Edge 2 has not occurred	EDG1POL EDG1SEL3 EDG1SEL2 EDG1SEL1 EDG1SEL0 RW-0 RW-0 RW-0 RW-0 RW-0 EDG2POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG2SEL0 EDG1MOD: Edge 1 Edg2SEL3 EDG2SEL2 EDG2SEL1 EDG2SEL0 EDG1MOD: Edge 1 Edg2SEL3 EDG2SEL2 EDG2SEL1 EDG2SEL0 EDG1MOD: Edge 1 Edg2-Sensitive Select bit 1 Is cleared EDG1POL: Edge 1 Edg2-Sensitive Select bit 1 Edg1 FOL: Edg1 Polarity Select bit 1 = Edge 1 is programmed for a positive edge response 0 = Edg2 1 is programmed for a negative edge response 0 = Edg1SEL<3:00-:	EDG1POL EDG1SEL3 EDG1SEL2 EDG1SEL1 EDG1SEL0 EDG2STAT R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 EDG2POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG2SEL0 — e bit W = Writable bit U = Unimplemented bit, read as '0' — IPOR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr EDG1MOD: Edge 1 Edge-Sensitive Select bit 1 = Input is edge-sensitive 0 = Input is level-sensitive EDG1POL: Edge 1 Polarity Select bit 1 1 = Edge 1 is programmed for a negative edge response 0 = Edge 1 is programmed for a negative edge response EDG1POL: Edge 1 Source Select bits 1111 = CMP C30UT 1100 = CC3 OUT 1100 = CC3 OUT 1100 = CC3 OUT 1010 = CTE0 pin 0110 = CTE0 pin 0110 = CTE0 pin 0110 = CTE0 pin 0110 = CTED5 pin 011 = CTED5 pin 011 = CTED1 pin 001 = CTED2 pin 001 = CTED2 pin 0010 = CTED2 pin 001 = CTED3 pin 001 = CTE03 pin 001 = CTE03 pin 001 = CTE03 pin 0011 = CTED1 pin 0010 = CTED3 pin 0011 = CTED1 pin 0010 = CTE03 pin				

REGISTER 27-2: CTMUCON1H: CTMU CONTROL REGISTER 1 HIGH


R/W-0	U-0	R/W-0	U-0	R/W-0	HS, HC, R-0	HS, HC, R-0				
HLVDEN	_	LSIDL		VDIR	BGVST	IRVST	LVDEVT ⁽²⁾			
bit 15							bit 8			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
				HLVDL3	HLVDL2	HLVDL1	HLVDL0			
bit 7							bit (
Legend:		HS = Hardware	e Settable bit	HC = Hardwa	re Clearable bit					
R = Readabl	e bit	W = Writable b			nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown			
bit 15	-	gh/Low-Voltage	Detect Power E	Enable bit						
	1 = HLVD is 0 = HLVD is									
bit 14		ited: Read as '0	,							
bit 13	•) Stop in Idle Mc								
		ues module op		evice enters Id	le mode					
		s module opera								
bit 12	Unimplemen	ted: Read as '0	,							
bit 11	VDIR: Voltage	e Change Direc	tion Select bit							
		curs when voltag								
bit 10	BGVST: Ban	d Gap Voltage S	table Flag bit							
		that the band gather that the band gather the								
bit 9	IRVST: Intern	al Reference Vo	ltage Stable Fl	ag bit						
		eference voltage voltage range	e is stable; the l	High-Voltage D	etect logic gene	rates the interr	upt flag at the			
	0 = Internal r	eference voltage e specified volta					the interrup			
bit 8	•	v-Voltage Event	• •							
	1 = LVD ever	nt is true during o	current instruct							
bit 7-4		nt is not true duri nted: Read as '0		ruction cycle						
bit 3-0	-	: High/Low-Volta		imit hits						
Dit 5-0		-	-		e HI VDIN pin)					
	 1111 = External analog input is used (input comes from the HLVDIN pin) 1110 = Trip Point 1⁽¹⁾ 									
	1101 = Trip Point 2 ⁽¹⁾									
	1100 = Trip Point 3 ⁽¹⁾									
	•									
	•									
	0100 = Trip Point 11 ⁽¹⁾									
	00xx = Unus									

REGISTER 28-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

2: The LVDIF flag cannot be cleared by software unless LVDEVT = 0. The voltage must be monitored so that the HLVD condition (as set by VDIR and HLVDL<3:0>) is not asserted.

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M6) - 4x4x0.6 mm Body [UQFN] With Corner Anchors

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.40 BSC		
Center Pad Width	X2			2.00
Center Pad Length	Y2			2.00
Contact Pad Spacing	C1		3.90	
Contact Pad Spacing	C2		3.90	
Contact Pad Width (X28)	X1			0.20
Contact Pad Length (X28)	Y1			0.85
Contact Pad to Center Pad (X28)	G1		0.52	
Contact Pad to Pad (X24)	G2	0.20		
Contact Pad to Corner Pad (X8)	G3	0.20		
Corner Anchor Width (X4)	X3			0.78
Corner Anchor Length (X4)	Y3			0.78
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2333-M6 Rev B

48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-300-PT Rev A Sheet 1 of 2