



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

2 0 0 0 0 0	
Product Status	Last Time Buy
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART, USB
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21348kdfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.1.3 Specifications

Tables 1.2 and 1.3 outline the Specifications for R8C/34U Group, R8C/34K Group.

#### Table 1.2 Specifications for R8C/34U Group, R8C/34K Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C CPU core • Number of fundamental instructions: 89 • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V) • Multiplier: 16 bits $\times$ 16 bits $\rightarrow$ 32 bits • Multiply-accumulate instruction: 16 bits $\times$ 16 bits $+$ 32 bits $\rightarrow$ 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.4 Product List for R8C/34U Group, and Table 1.5 Product List for R8C/34K Group.
Power Supply Voltage Detection I/O Ports	Voltage detection circuit Programmable I/O	<ul> <li>Power-on reset</li> <li>Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)</li> <li>CMOS I/O ports: 36, selectable pull-up resistor</li> </ul>
	ports	High current drive ports: 36
Clock	Clock generation circuits	<ul> <li>4 circuits: XIN clock oscillation circuit, High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator PLL frequency synthesizer</li> <li>Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16</li> <li>Low power consumption modes: Standard operating mode (XIN clock, PLL frequency synthesizer, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode</li> </ul>
Interrupts		<ul> <li>Interrupt Vectors: 69</li> <li>External: 9 sources (INT × 5, key input × 4)</li> <li>Priority levels: 7 levels</li> </ul>
Watchdog Timer		<ul> <li>14 bits × 1 (with prescaler)</li> <li>Reset start selectable</li> <li>Low-speed on-chip oscillator for watchdog timer selectable</li> </ul>
DTC (Data Tra	insfer Controller)	<ul> <li>1 channel</li> <li>Activation sources: 30</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> </ul>
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one- shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RF	16 bits x 1 Input capture mode (input x 1) Output compare mode (output x 4)
Serial Interface	UART0, UART1, UART3	Clock synchronous serial I/O/UART × 3 channel
	UART2	Clock synchronous serial I/O, UART, multiprocessor communication function
Synchronous S Communicatio		1 (shared with I <sup>2</sup> C bus)

RENESAS

ltem	Function	Specification
I <sup>2</sup> C bus		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
USB Functions	R8C/34U Group	<ul> <li>USB 2.0 specification compliant, Full speed (12 Mbps) supported</li> <li>USB function controller and USB transceiver incorporated</li> <li>5 pipes provided with individual FIFO Arbitrary EP numbers can be specified for PIPE4 to 7</li> <li>FIFO size (total 448 bytes: DCP (EP0) = 64 bytes, PIPE4 and PIPE5 = 128 bytes (64-byte double buffer), PIPE6 and PIPE7 = 64 bytes</li> <li>Supported transfer: DCP = Control transfer IN/OUT, PIPE4 and PIPE5 = Bulk transfer IN/OUT, PIPE6 and PIPE7 = Interrupt transfer IN/OUT</li> </ul>
	R8C/34K Group	<ul> <li>USB 2.0 specification compliant, Full speed (12 Mbps) supported</li> <li>USB Device Controller (UDC), transceiver for USB2.0 are incorporated, and on-chip USB transceiver</li> <li>5 pipes provided with individual FIFO Arbitrary EP numbers can be specified for PIPE4 to 7</li> <li>USB OTG (On-The-Go) operation is possible</li> <li>FIFO size (total 448 bytes): DCP (EP0) = 64 bytes, PIPE4 and PIPE5 = 128 bytes (64-byte double buffer), PIPE6 and PIPE7 = 64 bytes</li> <li>Supported transfer: DCP = Control transfer IN/OUT, PIPE6 and PIPE5 = Bulk transfer IN/OUT, PIPE6 and PIPE7 = Interrupt transfer IN/OUT</li> <li>When the host controller is selected Automatic scheduling for SOF and packet transmissions Programmable intervals for interrupt transfers</li> </ul>
A/D Converte	r	10-bit resolution $\times$ 12 channels, includes sample and hold function, with sweep mode
Comparator B		2 circuits
Flash Memory		<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM)</li> <li>Program security: ROM code protect, ID code check</li> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> <li>Background operation (BGO) function (data flash)</li> </ul>
Operating Fre	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)(USB not used)
Voltage		f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)(USB not used)
Current consu	Imption	Typ. 7.0 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 4.0 $\mu$ A (VCC = 3.0 V, wait mode) Typ. 2.0 $\mu$ A (VCC = 3.0 V, stop mode)
Operating Am	bient Temperature	-20 to 85°C (N version) -40 to 85°C (D version)
Package		48-pin LQFP Package code: PLQP0048KB-A (previous code: 48P6Q-A)

Table 1.3	Specifications for R8C/34U Group, R8C/34K Group (2)
-----------	---



Pin Ocastas L Dia					I/O Pin Func	tions for	Peripl	heral Modules	
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	USB	A/D Converter Comparator E
1		P6_0							
2		P3_0		(TRAO)					
3	MODE								VREF
4	MODE	<b>D</b> / 0							
5		P4_3							
6		P4_4							
7	RESET								
8	XOUT	P4_7							
9 10	VSS/AVSS XIN	P4_6							
10	VCC/AVCC	P4_0							
12	100//1100	P3_7		TRAO		SSO	SDA		
13		P3_5		(TRCIOD)		SSCK	SCL		
14		P3_4		(TRCIOC)		SSI			IVREF3
15		P3_3		(TRCCLK)	(CTS2/RTS2)	SCS			IVCMP3
16		P7_7		(	(0132/((132)			USB_VBUSEN (2)	
10		P7_6						USB_OVRCURA <sup>(2)</sup>	
18		17_0						USB_VBUS	
19								USB_DM	
20								USB_DP	
21								USB_VCC	
22								USB_DPUPE	
23								USB_DPRPD <sup>(2)</sup>	
24								USB_DRPD <sup>(2)</sup>	
25		P6_7	INT3	(TRCIOD)				USB_ID <sup>(2)</sup>	
26		P6_6	INT2		(TXD2)			USB_OVRCURB <sup>(2)</sup>	
27		P6_5	INT4		(CLK2/CLK1)			USB_EXICEN (2)	
28		P4_5	INT0		(RXD2)				ADTRG
29		P1_7	INT1	(TRAIO)					IVCMP1
30		P1_6			(CLK0)				IVREF1
31		P1_5	(INT1)	(TRAIO)	(RXD0)				
32		P1_4		(TRCCLK)	(TXD0)				
33		P1_3	KI3	TRBO (/TRCIOC)					AN11
34		P1_2	KI2	(TRCIOB)					AN10
35		P1_1	KI1	(TRCIOA/ TRCTRG)					AN9
36		P1_0	KI0	(TRCIOD)					AN8
37		P0_7		(TRCIOC)					AN0
38		P0_6		(TRCIOD)					AN1
39		P0_5		(TRCIOB)					AN2
40		P0_4		(TRCIOB)					AN3

Pin Name Information by Pin Number (1) Table 1.6

Can be assigned to the pin in parentheses by a program.
 This pin is not available in the R8C/34U Group.



Pin Number			I/O Pin Functions for Peripheral Modules						
	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	USB	A/D Converter, Comparator B
41		P0_3		(TRCIOB)	(CLK1)				AN4
42		P0_2		(TRCIOA/ TRCTRG)	(RXD1)				AN5
43		P0_1		(TRCIOA/ TRCTRG)	(TXD1)				AN6
44		P0_0		(TRCIOA/ TRCTRG)					AN7
45		P8_3		(TRFO10/ TRFI)	(RXD3)				
46		P8_2		(TRFO02)	(TXD3)				
47		P8_1		(TRFO01)	(CLK3)				
48		P8_0		(TRFO00)					

 Table 1.7
 Pin Name Information by Pin Number (2)

1. Can be assigned to the pin in parentheses by a program.



Tables 1.8 and 1.9 list Pin Functions.

Table 1.8	Pin Functions (1)
-----------	-------------------

ltem	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	—	Apply 1.8 to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	—	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O.
XIN clock output	XOUT	I/O	Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. <sup>(1)</sup> To use an external clock, input it to the XOUT pin and leave the XIN pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input pins.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	0	Timer RA output pin.
Timer RB	TRBO	0	Timer RB output pin.
Timer RC	TRCCLK	I	External clock input pin.
	TRCTRG	I	External trigger input pin.
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins.
Timer RF	TRFI	I	Timer RF input pins.
	TRFO00, TRFO10, TRFO01, TRFO02	0	Timer RF output pins.
Serial interface	CLK0, CLK1, CLK2, CLK3	I/O	Transfer clock I/O pins.
	RXD0, RXD1, RXD2, RXD3	I	Serial data input pins.
	TXD0, TXD1, TXD2, TXD3	0	Serial data output pins.
	CTS2	I	Transmission control input pin.
	RTS2	0	Reception control output pin.
SSU	SSI	I/O	Data I/O pin.
	SCS	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin.
	SDA	I/O	Data I/O pin.

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.



#### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

#### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

#### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

#### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

#### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

## 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

## 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

## 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

## 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

## 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



# 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.15 list the special function registers. Table 4.16 lists the ID Code Areas and Option Function Select Area.

Table 4.1	SFR Information (1) (1)		
Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb <sup>(2)</sup>
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h 0013h			
0013h 0014h			
0014h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h	Thigh-Speed On-Only Oscillator Control Register 7	TRA	When shipping
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
	ů		1000000b <sup>(3)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When shipping
002Ch 002Dh			
002Dh 002Eh			
002En	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
002111 0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h <sup>(4)</sup>
			00100000b <sup>(5)</sup>
0035h			001000000 (*/
0035h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0030h	Volage Boloolion 1 Even Ocion Neglater		00001110
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4)
000011	Takage Morner of Orrown Control (Coglotter		1100X011b (5)
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b
003911	Voltage Mollitor I Olicult Collitor Register	VWIC	100010100

#### Table 4.1SFR Information (1) (1)

X: Undefined

Notes:

- 1. The blank areas are reserved and cannot be accessed by users.
- 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.

3. The CSPROINI bit in the OFS register is set to 0.

4. The LVDAS bit in the OFS register is set to 1.

5. The LVDAS bit in the OFS register is set to 0.



Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area	- ,	XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2000h	DTC Transfer Vector Area		XXh
2C0411 2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2030h	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h		DIGDI	XXh
2C4Ah	•		XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
			XXh
2C54h			
2C55h	•		XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh	1		XXh
2C5Ch	1		XXh
2C5Dh	1		XXh
2C5Eh	4		XXh
	4		
2C5Fh	DTC Control Data 4	DTOD 4	XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h	4		XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h	1		XXh
2C67h	1		XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	4		XXh
2C6Ah	4		XXh
2C6Bh			XXh
2C6Ch			XXh
	1		V/VI-
2C6Dh			XXh
			XXh

## Table 4.9SFR Information (9) (1)

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.



2CF1h         2CF3h           2CF3h         2CF4h           2CF3h         2CF4h           2CF5h         2CF4h           2CF7h         2CF4h           2CF4h         2CF4h           2CF4h         2CF4h           2CF4h         2CF4h           2E0h         2C74h           2E0h         2C74h           2E0h         2C74h           2E0h         2C74h           2E0h         2C74h           2E0h         2C74h           2E0h	22 DTCD22 XXh XXh XXh	Reset
2CFFh         2CF3h           2CF3h         2CF4h           2CF3h         2CF3h           2C75h         2C75h           2200h         2E00h           2E03h         System Configuration Control Register           2E03h         2F266h           2E03h         2F269h           2E03h         2C77h           2E03h         2C77h           2E03h         2C77h           2E03h         2C77h     <	XXh XXh	
2CF2h         2CF3h           2CF3h         2CF6h           2CF6h         2CF6h           2CF6h         2CF6h           2CF8h         DTC Control Data 23           2CF8h         2CF6h           2CF8h         2CF6h           2CF8h         2CF6h           2CF8h         2CF6h           2CF7h         2           2CF8h         2           2CF7h         2           2D00h         1           2E04h         2           2E03h         2           2E03h         2           2E03h         2           2E03h         2           2E04h         2           2E06h         2           2E06h         2           2E06h <t< td=""><td>XXh</td><td></td></t<>	XXh	
2CF3h         2CF4h           2CF5h         2CF6h           2CF7h         2CF8h           2CF9h         DTC Control Data 23           2CF9h         2CF8h           2CF9h         2CF8h           2CF8h         2CF8h           2CF8h         2CF8h           2CF8h         2CF8h           2CF9h         2CF8h           2CF9h         2CF9h           2E0h         2E0h           2E0h		
2CF4h         2CF5h         2           2CF5h         2         2           2CF5h         2         2           2CF3h         2         2           2CF4h         2         2           2CFAh         2         2           2CFAh         2         2           2CFAh         2         2           2CFAh         2         2           2CFCh         2         2           2CFFh         2         2           2CFFh         2         2           2D00h         1         1           2CFCh         2         2           2D00h         1         1           2E00h         System Configuration Control Register         1           2E02h         1         1         1           2E03h         2         1         1           2E04h         System Configuration Status Register 0         1         1           2E06h         2         2         1         1           2E06h         2         1         1         1           2E06h         1         1         1         1           2E06h		
2CF5h         2CFFh         2           2CF7h         2           2CF9h         DTC Control Data 23         DTCD23           2CF9h         2           2E0h	XXh	
2CFPh         2CFPh <td< td=""><td>XXh</td><td></td></td<>	XXh	
2CF7h         DTC Control Data 23         DTCD23         2           2CF8h         DTC Control Data 23         DTCD23         2           2CF8h         2	XXh	
2CF9h         DTC Control Data 23         DTCD23         2           2CF9h         2         2         2           2CF9h         2         2         2           2CF0h         2         2         2           2CFPh         2         2         2           2CFPh         2         2         2           2CFFh         2         2         2           2DFFh         2         2         2           2E00h         System Configuration Control Register         SYSCFG         2           2E04h         System Configuration Status Register 0         SYSTS0         2           2E05h         2         2         2         2           2E06h         2         2         2         2           2E08h         Device State Control Register 0         2         2         2           2E08h         2	XXh	
2CF9h         2           2CF9h         2           2CF0h         2           2CF0h         2           2CFPh         2           2CFPh         2           2CFPh         2           2CFFh         2           2Dooh         2           2CFFh         2           2DFFh         2           2E00h         System Configuration Control Register           2E03h         2           2E03h         2           2E03h         2           2E03h         2           2E03h         2           2E06h         2           2E03h         2           2E06h         2           2E08h         Device State Control Register 0           2E08h         2           2E00h         2           2E11h         2           2E12h         2           2E13h	XXh	
2CFAh         2CFAh           2CFPh         2CFPh           2CFPh         2           2CFFh         2           2DFFh         2           2DFFh         2           2E00h         System Configuration Control Register         SYSCFG           2E02h         1           2E03h         2           2E04h         System Configuration Status Register 0         SYSTSO           2E04h         System Configuration Status Register 0         SYSTSO           2E04h         System Configuration Status Register 0         DVSTCTRO           2E06h         2         2           2E08h         Device State Control Register 0         DVSTCTRO           2E08h         2         2           2E19h         2         2           2E19h         2 <td< td=""><td></td><td></td></td<>		
2CFEh         2CFCh           2CFDh         2CFCh           2CFFh         2           2CFFh         2           2DObh         3           2DObh         3           2DObh         5           2E00h         System Configuration Control Register         5           2E01h         2           2E02h         2           2E03h         5           2E04h         System Configuration Status Register 0         5           2E05h         2           2E06h         2         2           2E08h         Device State Control Register 0         2           2E08h         2         2           2E17h         2         2           2E18h         2 <td< td=""><td>XXh</td><td></td></td<>	XXh	
22CFCh         2           22CFEh         2           2CFFh         2           2D00h         3           2E00h         System Configuration Control Register         5           2E01h         2           2E02h         2           2E03h         5           2E06h         5           2E06h         5           2E08h         5           2E18h         5           2E18h	XXh	
22CFDh         22CFFh           22CFFh         200h           22DFFh         200h           22E00h         System Configuration Control Register         SYSCFG           2E01h         2E02h           2E02h         System Configuration Status Register 0         SYSTS0           2E03h         2E03h         2E03h           2E04h         System Configuration Status Register 0         SYSTS0           2E08h         2E07h         0           2E08h         Device State Control Register 0         DVSTCTR0           2E08h         2E00h         0           2E08h         2E00h         2E08h           2E08h         2E00h         0           2E08h         2E11h         0           2E13h         0         0           2E14h         CFIFO Port Register         CFIFO           2E18h         2E18h         0         0           2E18h         2E19h         0         0           2E18h         0	XXh	
2CFFh         2           2CFFh         2           2D00h         2           2DFFh         2           2DFFh         2           2DFFh         5           2E00h         System Configuration Control Register         5           2E02h         6           2E03h         2           2E04h         System Configuration Status Register 0         5           2E05h         2           2E06h         2           2E07h         2           2E08h         Device State Control Register 0         2           2E08h         2         0           2E19h         2         0           2E19h         2         0           2E18h         2         0	XXh	
2CFFh         7           2D00h         7           2D00h         7           2E00h         System Configuration Control Register         SYSCFG           2E01h         7           2E02h         7           2E03h         7           2E03h         7           2E03h         7           2E03h         7           2E06h         7           2E06h         7           2E08h         Device State Control Register 0           2E08h         Device State Control Register 0           2E08h         0           2E10h         0           2E11h         0           2E13h         0           2E13h         0           2E13h         0           2E13h	XXh	
2D00h	XXh	
:         :           2DFFh         System Configuration Control Register         SYSCFG         C           2E01h         :         :         :           2E03h         :         :         :         :           2E03h         :         :         :         :         :           2E03h         :         :         :         :         :         :           2E03h         : <td::< td="">         :</td::<>	XXh	
2DFFh         System Configuration Control Register         SYSCFG         C           2E02h         System Configuration Control Register         SYSCFG         C           2E03h         ZE04h         System Configuration Status Register 0         SYSSTS0         C           2E03h         ZE04h         System Configuration Status Register 0         SYSSTS0         C           2E05h         ZE07h         Device State Control Register 0         DVSTCTR0         C           2E08h         Device State Control Register 0         DVSTCTR0         C           2E17h         DEVICE         CFIFO Cont Register 0         DVSTCTR0         C           2E18h         DEVICE         DVSTCTR0         C         DVSTCTR0         C		
2E00h         System Configuration Control Register         SYSCFG         C           2E01h         2E03h         2		
2E01h         (           2E02h         (           2E03h         (           2E03h         (           2E04h         System Configuration Status Register 0         (           2E06h         (           2E07h         (           2E08h         (           2E08h         (           2E09h         (           2E08h         (           2E10h         (           2E11h         (           2E12h         (           2E13h         (           2E14h         CFIFO Port Register           2E14h         CFIFO Port Register           2E17h         (           2E18h         (           2E18h         (		
2E02h         2E03h         SYSSTS0         0           2E04h         System Configuration Status Register 0         SYSSTS0         0           2E06h         Device State Control Register 0         DVSTCTR0         0           2E08h         Device State Control Register 0         DVSTCTR0         0           2E17h         Device State Control Register 0         DVSTCTR0         0           2E18h         Device State Control Register 0         DVSTCTR0         0           2E18h         Device State Control Register 0         DVSTCTR0         0           2E19h         Device State Control Register 0         DVSTCTR0         0           2E19h         Device State Control Register 0         DVSTCTR0         0           2E19	tion Control Register SYSCFG 00h	
2E03h         System Configuration Status Register 0         SYSSTS0         C           2E06h         SYSSTS0         C           2E07h         Device State Control Register 0         DVSTCTR0         C           2E08h         Device State Control Register 0         DVSTCTR0         C           2E08h         DVSTCTR0         C         C           2E08h         DVSTCTR0         D         C           2E10h         D         D         C           2E11h         D         D         C           2E13h         C         C         C           2E18h         D         D         C           2E18h         D         D         D           2E18h         D         D         D	00h	
2E04h         System Configuration Status Register 0         SYSSTS0         C           2E06h         2E07h         2E08h         2E07h         2E08h         2E18h         2E18h         2E18h         2E18h         2E18h         2E19h         2E18h		
2E04h         System Configuration Status Register 0         SYSSTS0         C           2E06h         2E07h         2E08h         2E07h         2E08h         2E18h         2E18h         2E18h         2E18h         2E18h         2E19h         2E18h		
2E05h         )           2E06h         )           2E07h         )           2E08h         Device State Control Register 0         DVSTCTR0           2E09h         )         0           2E08h         )         0           2E19h         )         0           2E13h         )         0           2E13h         )         0           2E18h         )         0           2E18h         )         0           2E19h         )         0	tion Status Register 0 SYSSTS0 00000X00b	
2E06h         2E07h         0           2E09h         Device State Control Register 0         0         0           2E09h         0         0         0         0           2E0Ah         0         0         0         0         0           2E0Ah         0         0         0         0         0         0           2E0Ah         0	XX00000b	
2E07h         Device State Control Register 0         DVSTCTR0         C           2E08h         DVSTCTR0         C           2E08h         Image: Control Register 0         Image: Control Register 0           2E07h         Image: Control Register 0         Image: Control Register 0           2E18h         Image: Control Register 0         Image: Control Register 0           2E18h         Image: Control Register 0         Image: Control Register 0           2E18h         Image: Control Register 0         Image: Control Register 0           2E18h         Image: Control Register 0         Image: Control Register 0           2E18h         Image: Control Register 0         Image: Control Register 0           2E18h         Image: Control Register 0         Image: Control Register 0           2E18h         Image: Control Register 0         Image: Control Register 0           2E18h         Image: Control Register 0         Image: Control Register 0           2E18h         Image: Control Register 0         Image: Control Register 0           2E18h         Image: Control Register 0         Image: Control		
2E08h         Device State Control Register 0         DVSTCTR0         0           2E09h         0<		-
2E09h         (0)           2E0Ah         (1)           2E0Bh         (1)           2E0Ch         (1)           2E0Dh         (1)           2E0Dh         (1)           2E0Fh         (1)           2E0Fh         (1)           2E0Fh         (1)           2E10h         (1)           2E11h         (1)           2E12h         (1)           2E13h         (1)           2E16h         (1)           2E18h         (1)           2E18h         (1)           2E19h         (1)           2E10h         (1)           2E18h         (1)           2E19h         (1)           2E19h         (1)           2E10h         (1)           2E10h         (1)           2E10h         (1)           2E10h         (1)           2E11h         (1)           2E12h         (2)           2E12h         (2)           2E12h         (2)           2E12h         (2)           2E12h         (2)           2E12h         (2)           2E22h </td <td>trol Register 0 DVSTCTR0 00h</td> <td></td>	trol Register 0 DVSTCTR0 00h	
2E0Ah	00h	
2E0Bh		
2E0Ch		
2E0Dh		
2E0Eh		
2E0Fh		
2E10h		
2E11h		
2E12h         2E13h           2E13h         CFIFO Port Register           2E15h         CFIFO           2E16h         CFIFO           2E17h         CEIFO           2E18h         CEIFO           2E17h         CEIFO           2E18h         CEIFO           2E18h         CEIFO           2E18h         CEIFO           2E19h         CEIFO           2E10h         CEIFO           2E1Dh         CEIFO           2E1Fh         CFIFO Port Select Register           2E20h         CFIFO Port Control Register           2E22h         CFIFO Port Control Register           2E23h         CFIFOCTR		
2E13h         CFIFO Port Register         CFIFO         0           2E15h         CFIFO         0         0           2E15h         CFIFO         0         0           2E16h         2         0         0         0           2E17h         2         0         0         0         0           2E18h         2         0         0         0         0         0           2E18h         2         2         0		
2E14h         CFIFO Port Register         CFIFO         C           2E15h		
2E15h         0         0           2E16h         0         0           2E17h         0         0           2E18h         0         0           2E19h         0         0           2E18h         0         0           2E19h         0         0           2E18h         0         0           2E18h         0         0           2E18h         0         0           2E18h         0         0           2E10h         0         0           2E10h         0         0           2E18h         0         0           2E10h         0         0           2E18h         0         0           2E20h         CFIFO Port Select Register         0           2E22h         0         CFIFO Port Control Register         0           2E23h         0         0         0           2E24h         0         0         0	ter CFIFO 00h	
2E16h	00h	
2E17h		
2E18h		
2E19h         2E1Ah           2E1Bh         2E1Bh           2E1Ch         2E1Ch           2E1Dh         2E1Ch           2E1Eh         2E1Ch           2E1Fh         2E1Ch           2E1Fh         2E1Ch           2E1Ch         CFIFO Port Select Register           2E22h         CFIFO Port Control Register           2E23h         CFIFOCTR           2E24h         2E24h		
2E1Ah		
2E1Bh		
2E1Ch		
2E1Dh     2E1Dh       2E1Eh     2E1Fh       2E20h     CFIFO Port Select Register       2E21h     CFIFO Port Control Register       2E22h     CFIFO Port Control Register       2E23h     CFIFO CTR       2E24h     CFIFO CTR		
2E1Eh     2E1Fh       2E1Fh     2E20h       2E20h     CFIFO Port Select Register       2E21h     CFIFO Port Control Register       2E22h     CFIFO Port Control Register       2E23h     CFIFOCTR       2E24h     CFIFOCTR		
2E1Fh     CFIFO Port Select Register     CFIFOSEL     C       2E20h     CFIFO Port Control Register     CFIFOCTR     C       2E23h     CFIFO Port Control Register     CFIFOCTR     C       2E24h     CFIFO Port Control Register     CFIFOCTR     C		
2E20h     CFIFO Port Select Register     CFIFOSEL     C       2E21h     CFIFO Port Control Register     CFIFOCTR     C       2E23h     CFIFO Port Control Register     CFIFOCTR     C       2E24h     CFIFO Port Control Register     CFIFOCTR     C		
2E21h     0       2E22h     CFIFO Port Control Register     CFIFOCTR       2E23h     0       2E24h     0	t Register CFIFOSEL 00h	
2E22h     CFIFO Port Control Register     CFIFOCTR     C       2E23h     CE224h     CE224h     CE224h		
2E23h () 2E24h ()		
2E24h	00h	
	0011	
2E25h		
2E25h		
2E27h		
2E2711 2E28h		
2E28h		
2E2911 2E2Ah		
2E2An 2E2Bh		
2E2Ch		
2E2Dh		
2E2Eh 2E2Fh 2E2Fh		

#### Table 4.12 SFR Information (12)<sup>(1)</sup>

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.



Cumbal	Parameter		Condition	Standard			Unit
Symbol		Palameter	Condition	Min.	Тур.	Max.	Unit
Vih	Input	Input "H" voltage	Figures 5.2 and 5.3	2.0	—	—	V
VIL	characteristics	Input "L" voltage		_		0.8	V
Vdi		Differential input sensitivity		0.2		—	V
Vсм		Differential common mode range		0.8		2.5	V
Vон	Output characteristics	Output "H" voltage	Figures 5.2 and 5.3 ICH = 200μA	2.8	_	_	V
Vol	-	Output "L" voltage	Figures 5.2 and 5.3 ICL = 2 mA	—	_	0.3	V
VCRS		Crossover voltage	Figures 5.2 and 5.3	1.3		2.0	V
tR		Rise time	Figures 5.2 and 5.3	4.0		20.0	ns
tF		Fall time	Figures 5.2 and 5.3	4.0		20.0	ns
<b>t</b> RFM		Rise time / Fall time matching	Figures 5.2 and 5.3 (tR/tF)	90.0	—	111.1	%
Zdrv		Output resistance	Figures 5.2 and 5.3 Includes Rs = $27\Omega$	28	_	44.0	Ω
UVCC	UVCC output	Vcc = 4.0 to 5.5V, PXXCON = VDI	DUSBE = 1	3.0	3.3	3.6	V
	voltage	PXXCON = 0		—	Vcc	—	V
Isusp	Consumption cur USB	rent of the Internal power supply for	Vcc = 4.0 to 5.5 V UVcc - Vss 0.33 μF Vcc - Vss 0.1 μF		50		μA

#### Table 5.5 USB Characteristics

Note:

1. Referenced to Vcc = 3.0 to 5.5 V, UVcc = 3.0 V, at Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version) unless otherwise specified.





Figure 5.2 Data Signal Timing Diagram







Symbol	Parameter	Conditions		Unit		
Symbol			Min.	Тур.	Max.	Onit
—	Program/erase endurance (2)		10,000 (3)	—	—	times
-	Byte program time (program/erase endurance ≤ 1,000 times)		—	160	1500	μS
-	Byte program time (program/erase endurance > 1,000 times)		—	300	1500	μs
-	Block erase time (program/erase endurance $\leq$ 1,000 times)		—	0.2	1	S
-	Block erase time (program/erase endurance > 1,000 times)		—	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	—	5 + CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0		—	μS
—	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly stopped until reading is enabled		-	-	30 + CPU clock × 1 cycle	μS
—	Program, erase voltage		2.7	_	5.5	V
—	Read voltage		1.8		5.5	V
—	Program, erase temperature		-20 (7)		85	°C
—	Data hold time <sup>(8)</sup>	Ambient temperature = 55 °C	20	_	—	year

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).


3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)


4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. The data hold time includes time that the power supply is off or the clock is not supplied.







<sup>7. -40 °</sup>C for D version.

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit
Vdet0	Voltage detection level Vdet0_0 <sup>(2)</sup>		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 <sup>(2)</sup>		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time <sup>(4)</sup>	At the falling of Vcc from $5.0 \text{ V}$ to (Vdet0_0 - 0.1) V	_	6	150	μS
—	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	—	μA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>			—	100	μS

Table 5.8	Voltage Detection 0 Circuit Electrical Characteristics
	Voltage Detection V Circuit Liectrical Characteristics

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version).

2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.9	Voltage Detection 1 Circuit Electrical Characteristics
-----------	--

Symbol	Parameter	Condition		Unit		
Symbol	Falalletei	Condition	Min.	Тур.	Max.	Onit
Vdet1	Voltage detection level Vdet1_0 <sup>(2)</sup>	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 <sup>(2)</sup>	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 <sup>(2)</sup>	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 <sup>(2)</sup>	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 <sup>(2)</sup>	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 <sup>(2)</sup>	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 <sup>(2)</sup>	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A <sup>(2)</sup>	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B <sup>(2)</sup>	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E <sup>(2)</sup>	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F <sup>(2)</sup>	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	_	0.07	—	V
		Vdet1_6 to Vdet1_F selected		0.10	—	V
—	Voltage detection 1 circuit response time <sup>(3)</sup>	At the falling of Vcc from $5.0 \text{ V}$ to (Vdet1_0 - 0.1) V	_	60	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	—	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(4)</sup>		_	—	100	μS

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and  $T_{opr}$  = -20 to 85 °C (N version)/-40 to 85 °C (D version).

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Cumb - I	Deservation			Constitution	Standard			1.1.4.14	
Symbol		Р	arameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage	When U	Vhen USB function is used			3.0	5.0	5.5	V
		When U	ISB function	is not used		1.8	5.0	5.5	V
UVcc	USB Supply	When U	ISB function	is used	Vcc/AVcc = 3.0 to	_	Vcc/	_	V
	Voltage (When UVCC pin is				3.6 V		AVcc (4)		
	input)	When U	ISB function	is not used	Vcc/AVcc = 1.8 to 5.5 V	—	Vcc/ AVcc	—	V
	0 1 1						(4)		
Vss/AVss	Supply voltage						0		V V
Vih	Input "H" voltage	CMOS	an CMOS i			0.8 Vcc	_	Vcc	V
		input	Input level switching	Input level selection: 0.35 Vcc	$4.0 V \le Vcc \le 5.5 V$	0.5 Vcc	_	Vcc	V
		input	function	0.00 000	$2.7 V \le Vcc < 4.0 V$	0.55 Vcc		Vcc	V
			(I/O port)		$1.8 V \le Vcc < 2.7 V$	0.65 Vcc	_	Vcc	-
			(	Input level selection: 0.5 Vcc	$4.0 V \leq Vcc \leq 5.5 V$	0.65 Vcc	_	Vcc	V
				0.5 VCC	$2.7 V \le Vcc < 4.0 V$	0.7 Vcc	_	Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.8 Vcc	_	Vcc	V
				Input level selection:	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.85 Vcc		Vcc	V
				0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.85 Vcc		Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.85 Vcc	_	Vcc	V
			l clock input			1.2		Vcc	V
Vil	Input "L" voltage	Other th	ian CMOS i			0	—	0.2 Vcc	V
		CMOS	Input level		$4.0~V \leq Vcc \leq 5.5~V$	0	—	0.2 Vcc	V
		. fun	t switching function (I/O port)	0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	—	0.2 Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0	_	0.2 Vcc	V
				Input level selection: 0.5 Vcc	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	—	0.4 Vcc	V
					$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0	_	0.3 Vcc	V
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	_	0.2 Vcc	V
				Input level selection: 0.7 Vcc	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	0.55 Vcc	V
					$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0	_	0.45 Vcc	V
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	_	0.35 Vcc	V
		Externa	l clock input	(XOUT)		0	_	0.4	V
OH(sum)	Peak sum output current	"H"	Sum of all	pins IOH(peak)		_	—	-160	mA
IOH(sum)	Average sum out current	put "H"	Sum of all	pins IOH(avg)		—	_	-80	mA
OH(peak)	Peak output "H" o	urrent	Drive capa	city Low			_	-10	mA
			Drive capa			_	_	-40	mA
OH(avg)	Average output "	"	Drive capa			_	_	-5	mA
	current		Drive capa				_	-20	mA
IOL(sum)	Peak sum output current	"L"		pins IOL(peak)		—	_	160	mA
IOL(sum)	Average sum out current	put "L"	Sum of all	pins IOL(avg)		—	—	80	mA
OL(peak)	Peak output "L" c	urrent	Drive capa	city Low		_		10	mA
			Drive capa			_	_	40	mA
OL(avg)	Average output "L	"	Drive capa				_	5	mA
,	current		Drive capa			_	_	20	mA
f(XIN)	XIN clock input of	scillation			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	_	20	MH:
			. ,		$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$		_	5	MH:
fOCO40M	When used as the	e count s	ource for tin	ner RC <sup>(3)</sup>	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	32	_	40	MH:
fOCO-F	fOCO-F frequenc				$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	_	20	MH
		5			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$			5	MH
	System clock free	TUENCY			$2.7 V \le Vcc \le 5.5 V$	_		20	MH
		1401109			$1.8 \text{ V} \le \text{Vcc} \le 3.3 \text{ V}$			5	MH:
f(BCLK)	CPU clock freque	ncv			$1.8 V \le VCC < 2.7 V$ 2.7 V $\le Vcc \le 5.5 V$		_	20	MH:
I(DULK)		лсу			$1.8 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$			20 5	MH:
teu (DLL)	DI L froquency and	mthooizo	r etabilizatia	n wait time			_		
tsu(PLL)	PLL frequency sy	mmesize	stabilizatio	n wait time	$4.0 V \leq Vcc \leq 5.5 V$	—	_	2	ms
					$2.7~V \leq Vcc < 4.0~V$	—	_	3	ms

Table 5.39	Recommended	Operating	Conditions (	(1)	1
------------	-------------	-----------	--------------	-----	---

Vcc = 1.8 to 5.5 V and T<sub>opr</sub> = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
 The average output current indicates the average value of current measured during 100 ms.
 fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 to 5.5 V.
 Connect Vcc/AVcc for the UVcc pin input.

Symbol	Parameter		Conditions		Standard			Unit
Symbol	Faldilleter		Conc	Conditions		Тур.	Max.	Offic
_	Resolution		Vref = AVCC		_	_	10	Bit
—	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input		—	±3	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	_	—	±5	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	_	—	±5	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input			±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input			±2	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVcc = 2.2 V	AN0 to AN7 input, AN8 to AN11 input		—	±2	LSB
φAD	A/D conversion clock		$4.0 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	≤ 5.5 V <sup>(2)</sup>	2		20	MHz
			$\begin{array}{l} 3.2 \ V \leq V_{ref} = AVcc \leq 5.5 \ V \ ^{(2)} \\ 2.7 \ V \leq V_{ref} = AVcc \leq 5.5 \ V \ ^{(2)} \end{array}$		2		16	MHz
					2	—	10	MHz
			2.2 V ≤ Vref = AVcc ≤	≤ 5.5 V <sup>(2)</sup>	2	—	5	MHz
—	Tolerance level impedance	e				3	—	kΩ
<b>t</b> CONV	Conversion time	10-bit mode	$V_{ref} = AV_{CC} = 5.0 V,$	φAD = 20 MHz	2.2			μS
		8-bit mode	Vref = AVCC = 5.0 V,	φAD = 20 MHz	2.2	—	—	μS
<b>t</b> SAMP	Sampling time		φAD = 20 MHz		0.8		—	μS
IVref	Vref current		Vcc = 5.0 V, XIN = f1	1 = φAD = 20 MHz		45		μA
Vref	Reference voltage				2.2	—	AVcc	V
VIA	Analog input voltage <sup>(3)</sup>				0		Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \leq \phi \text{AD} \leq 4 \text{ MH}$	lz	1.19	1.34	1.49	V

Table 3.40 A/D Converter Characteristics	Table 5.40	<b>A/D Converter</b>	Characteristics
--	------------	----------------------	-----------------

1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Table 5.4		lacteristics				
Symbol	Parameter	Condition		1.1		
Symbol		Condition	Min.	Тур.	Max.	Unit
Vref	IVREF1, IVREF3 input reference voltage		0	_	Vcc - 1.4	V
Vi	IVCMP1, IVCMP3 input voltage		-0.3		Vcc + 0.3	V
—	Offset		_	5	100	mV
td	Comparator output delay time (2)	VI = Vref ± 100 mV	_	0.1	_	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	_	17.5	_	μΑ

Table 5 41 **Comparator B Electrical Characteristics** 

1. Vcc = 2.7 to 5.5 V and  $T_{opr}$  = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified. 2. When the digital filter is disabled.




Symbol	Parameter		Conditions		Standard		
Symbol			Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time			4	_	—	tcyc <sup>(2)</sup>
tнı	SSCK clock "H" width			0.4	_	0.6	tsucyc
tLO	SSCK clock "L" width			0.4		0.6	tsucyc
<b>TRISE</b>	SE SSCK clock rising			—	_	1	tCYC <sup>(2)</sup>
	time	Slave		—		1	μs
<b>t</b> FALL	SSCK clock falling	Master		—	_	1	tcyc <sup>(2)</sup>
	time	Slave		—	_	1	μS
ts∪	SSO, SSI data input setup time			100		—	ns
tн	SSO, SSI data input hold time			1	_	—	tCYC <sup>(2)</sup>
<b>t</b> LEAD	SCS setup time	Slave		1tcyc + 50	_	_	ns
tlag	SCS hold time	Slave		1tcyc + 50		—	ns
tod	SSO, SSI data output delay time			—		1	tCYC <sup>(2)</sup>
tSA	SSI slave access time		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	—		1.5tcyc + 100	ns
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	—	_	1.5tcyc + 200	ns
tor	SSI slave out open tir	ne	$2.7~V \leq Vcc \leq 5.5~V$	—	—	1.5tcyc + 100	ns
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	—	_	1.5tcyc + 200	ns

Timing Requirements of Synchronous Serial Communication Unit (SSU) Table 5.52

1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and  $T_{opr} = -20$  to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified. 2. 1tcvc = 1/f1(s)





R01DS0113EJ0110 Rev.1.10 Jun 15, 2011

RENESAS

Symbol	Parameter	Star	Standard	
	Parameter		Max.	Unit
tc(CK)	CLKi input cycle time		—	ns
tw(CKH)	CLKi input "H" width 100		—	ns
tW(CKL)	CLKi input "L" width		—	ns
td(C-Q)	TXDi output delay time —		50	ns
th(C-Q)	TXDi hold time 0		—	ns
tsu(D-C)	RXDi input setup time		—	ns
th(C-D)	RXDi input hold time	90	—	ns

i = 0 to 3




Figure 5.37 Serial Interface Timing Diagram when Vcc = 5 V

## Table 5.60External Interrupt $\overline{INTi}$ (i = 0 to 4) Input, Key Input Interrupt $\overline{Kli}$ (i = 0 to 3)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)		ns
tw(INL)	INTi input "L" width, Kli input "L" width	250 (2)		ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.38 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V



**REVISION HISTORY** 

# R8C/34U Group, R8C/34K Group Datasheet

Rev.	Date		Description				
Nev.	Dale	Page	Summary				
• R8C/	R8C/34U Group Datasheet (R01DS0039EJ0100)						
0.01	Nov 08, 2010	—	First Edition issued				
1.00	Feb 25, 2011	All pages	"Preliminary", "Under development" deleted				
		3	Table 1.2 revised				
		4	Table 1.3, Figure 1.1 revised				
		5	Figure 1.2 revised				
		6	Figure 1.3 revised				
		7	Table 1.4 revised				
		9	Table 1.6 revised				
		10	Table 1.7 revised				
		14	3.1 revised, Figure 3.1 "Part Number" added				
		15	Table 4.1 0026h revised				
		16	Table 4.20041h revised, 0050h, 005Bh, 005Ch and 005Fh added				
		17	Table 4.3 0090h and 00BBh revised				
		21	Table 4.7 0181h revised				
		26	Table 4.12 2E04h and 2E05h revised				
		27	Table 4.13 2E40h and 2E41h revised				
			2E42h, 2E43h, 2E6Eh and 2E6Fh deleted				
		29	Table 4.15 2F04h, 2F11h and 2F13h deleted, 2F10h added				
		30 to 57	5. Electrical Characteristics added				
• R8C/	34K Group Data	asheet (R01	DS0040EJ0100)				
0.01	Nov 08, 2010	—	First Edition issued				
1.00	Feb 25, 2011	All pages	"Preliminary", "Under development" deleted				
		3	Table 1.2 revised				
		4	Table 1.3, Figure 1.1 revised				
		5	Figure 1.2 revised				
		6	Figure 1.3 revised				
		7	Table 1.4 revised				
		9	Table 1.6 revised				
		10	Table 1.7 revised				
		14	3.1 revised, Figure 3.1 "Part Number" added				
		15	Table 4.1 0026h revised				
		16	Table 4.2 0050h, 005Bh, 005Ch and 005Fh added				
		17	Table 4.3 0090h and 00BBh revised				
		21	Table 4.7 0181h revised				
		26	Table 4.12 2E04h and 2E05h revised				
		27	Table 4.13 2E3Ch and 2E3Dh added, 2E40h and 2E41h revised				
		28	Table 4.14 2ED2h to 2ED7h deleted				
		29	Table 4.15 2F04h and 2F13h deleted				
		30 to 57	5. Electrical Characteristics added				

#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
  "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
  designed for life support.
- \*Specific\*: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



#### SALES OFFICES

#### **Renesas Electronics Corporation**

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +486-12-4877-71818, Fax: +486-21-6877-71819, Fax: +486-21-6877-71818, Fax: +486-21-6876-71884 Renesas Electronics Taiwan Co., Ltd. 11 Faybourf: Faybourd, Fax: +480-21-685-6776 Renesas Electronics Korea Co., Ltd. 11F, Samik Lavied' on Billog, 720-2 Veoksam-Dong, Kangnam-Ku, Seoul 135-080, Ko