



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Last Time Buy
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART, USB
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21348knfp-v0

1.1.3 Specifications

Tables 1.2 and 1.3 outline the Specifications for R8C/34U Group, R8C/34K Group.

Table 1.2 Specifications for R8C/34U Group, R8C/34K Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C CPU core <ul style="list-style-type: none"> Number of fundamental instructions: 89 Minimum instruction execution time: 50 ns ($f(XIN) = 20$ MHz, VCC = 2.7 to 5.5 V) 200 ns ($f(XIN) = 5$ MHz, VCC = 1.8 to 5.5 V) Multiplier: 16 bits \times 16 bits \rightarrow 32 bits Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.4 Product List for R8C/34U Group , and Table 1.5 Product List for R8C/34K Group .
Power Supply Voltage Detection	Voltage detection circuit	<ul style="list-style-type: none"> Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> CMOS I/O ports: 36, selectable pull-up resistor High current drive ports: 36
Clock	Clock generation circuits	<ul style="list-style-type: none"> 4 circuits: XIN clock oscillation circuit, High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator PLL frequency synthesizer Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (XIN clock, PLL frequency synthesizer, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupts		<ul style="list-style-type: none"> Interrupt Vectors: 69 External: 9 sources ($\overline{INT} \times 5$, key input $\times 4$) Priority levels: 7 levels
Watchdog Timer		<ul style="list-style-type: none"> 14 bits \times 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Transfer Controller)		<ul style="list-style-type: none"> 1 channel Activation sources: 30 Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits \times 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RF	16 bits \times 1 Input capture mode (input \times 1) Output compare mode (output \times 4)
Serial Interface	UART0, UART1, UART3	Clock synchronous serial I/O/UART \times 3 channel
	UART2	Clock synchronous serial I/O, UART, multiprocessor communication function
Synchronous Serial Communication Unit (SSU)		1 (shared with I ² C bus)

Table 1.5 Product List for R8C/34K Group**Current of Jun 2011**

Part No.	ROM Capacity		RAM Capacity	Package Type	Remarks
	Program ROM	Data flash			
R5F21348KNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	N version
R5F2134CKNFP	128Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	
R5F21348KDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	D version
R5F2134CKDFP	128Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	
R5F21348KNXXXFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	N version
R5F2134CKNXXXFP	128Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	
R5F21348KDXXXFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	D version
R5F2134CKDXXXFP	128Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	

Note:

1. The user ROM is programmed before shipment.


**Figure 1.2 Part Number, Memory Size, and Package of R8C/34K Group**

Table 1.7 Pin Name Information by Pin Number (2)

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules						
			Interrupt	Timer	Serial Interface	SSU	I ² C bus	USB	A/D Converter, Comparator B
41		P0_3	(TRCIOB)	(CLK1)					AN4
42		P0_2	(TRCIOA/ TRCTRG)	(RXD1)					AN5
43		P0_1	(TRCIOA/ TRCTRG)	(TXD1)					AN6
44		P0_0	(TRCIOA/ TRCTRG)						AN7
45		P8_3	(TRFO10/ TRFI)	(RXD3)					
46		P8_2	(TRFO02)	(TXD3)					
47		P8_1	(TRFO01)	(CLK3)					
48		P8_0	(TRFO00)						

Note:

1. Can be assigned to the pin in parentheses by a program.

3.2 R8C/34K Group

Figure 3.2 is a Memory Map of R8C/34K Group. The R8C/34K Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. A 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 8-Kbyte internal RAM area is allocated addresses 00400h to 023FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/34K Group

Table 4.2 SFR Information (2) (1)

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXXX000b
0048h			
0049h	USB RESUME Interrupt Control Register	USBRSMIC	XXXXXX000b
004Ah			
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXXX000b
004Fh	SSU Interrupt Control Register/IIC bus Interrupt Control Register (2)	SSUIC/IICIC	XXXXXX000b
0050h	Timer RF Compare 1 Interrupt Control Register	CMP1IC	XXXXXX000b
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Timer RF Interrupt Control Register	TRFIC	XXXXXX000b
005Ch	Timer RF Compare 0 Interrupt Control Register	CMP0IC	XXXXXX000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXXX000b
005Fh	Timer RF Capture Interrupt Control Register	CAPIC	XXXXXX000b
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh	USB INT Interrupt Control Register	USBINTIC	XXXXXX000b
006Ch	UART3 Transmit Interrupt Control Register	S3RIC	XXXXXX000b
006Dh	UART3 Receive Interrupt Control Register	S3TIC	XXXXXX000b
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXXX000b
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.8 SFR Information (8) (1)

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh XXh 0000XXXXb
01C1h			
01C2h			
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh XXh 0000XXXXb
01C5h			
01C6h			
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h	Pull-Up Control Register 2	PUR2	00h
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECb			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h			
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h	Drive Capacity Control Register 2	DRR2	00h
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h	Input Threshold Control Register 2	VLT2	00h
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCb	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.10 SFR Information (10)⁽¹⁾

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h			XXh
2C79h			XXh
2C7Ah	DTC Control Data 7	DTCD7	XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h			XXh
2C81h			XXh
2C82h	DTC Control Data 8	DTCD8	XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h			XXh
2C89h			XXh
2C8Ah	DTC Control Data 9	DTCD9	XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h			XXh
2C91h			XXh
2C92h	DTC Control Data 10	DTCD10	XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h			XXh
2C99h			XXh
2C9Ah	DTC Control Data 11	DTCD11	XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h			XXh
2CA1h			XXh
2CA2h	DTC Control Data 12	DTCD12	XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h			XXh
2CA9h	DTC Control Data 13	DTCD13	XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.12 SFR Information (12)⁽¹⁾

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h			XXh
2CF9h			XXh
2CFAh	DTC Control Data 23	DTCD23	XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			XXh
:			
2DFFh			
2E00h	System Configuration Control Register	SYSCFG	00h
2E01h			00h
2E02h			
2E03h			
2E04h	System Configuration Status Register 0	SYSSTS0	00000X00b
2E05h			XX000000b
2E06h			
2E07h			
2E08h	Device State Control Register 0	DVSTCTR0	00h
2E09h			00h
2E0Ah			
2E0Bh			
2E0Ch			
2E0Dh			
2E0Eh			
2E0Fh			
2E10h			
2E11h			
2E12h			
2E13h			
2E14h	CFIFO Port Register	CFIFO	00h
2E15h			00h
2E16h			
2E17h			
2E18h			
2E19h			
2E1Ah			
2E1Bh			
2E1Ch			
2E1Dh			
2E1Eh			
2E1Fh			
2E20h	CFIFO Port Select Register	CFIFOSEL	00h
2E21h			00h
2E22h	CFIFO Port Control Register	CFIFOCTR	00h
2E23h			00h
2E24h			
2E25h			
2E26h			
2E27h			
2E28h			
2E29h			
2E2Ah			
2E2Bh			
2E2Ch			
2E2Dh			
2E2Eh			
2E2Fh			

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

Table 4.13 SFR Information (13)⁽¹⁾

Address	Register	Symbol	After Reset
2E30h	Interrupt Enable Register 0	INTENB0	00h 00h
2E31h			
2E32h	Interrupt Enable Register 1 ⁽²⁾	INTENB1	00h 00h
2E33h			
2E34h			
2E35h			
2E36h	BRDY Interrupt Enable Register	BRDYENB	00h 00h
2E37h			
2E38h	NRDY Interrupt Enable Register	NRDYENB	00h 00h
2E39h			
2E3Ah	BEMP Interrupt Enable Register	BEMPENB	00h 00h
2E3Bh			
2E3Ch	SOF Output Configuration Register	SOFCFG	00h 00h
2E3Dh			
2E3Eh			
2E3Fh			
2E40h	Interrupt Status Register 0	INTSTS0	X0000000b X0000000b
2E41h			
2E42h	Interrupt Status Register 1 ⁽²⁾	INTSTS1	00h 00h
2E43h			
2E44h			
2E45h			
2E46h	BRDY Interrupt Status Register	BRDYSTS	00h 00h
2E47h			
2E48h	NRDY Interrupt Status Register	NRDYSTS	00h 00h
2E49h			
2E4Ah	BEMP Interrupt Status Register	BEMPSTS	00h 00h
2E4Bh			
2E4Ch	Frame Number Register	FRMNUM	00h 00h
2E4Dh			
2E4Eh			
2E4Fh			
2E50h	USB Address Register	USBADDR	00h 00h
2E51h			
2E52h			
2E53h			
2E54h	USB Request Type Register	USBREQ	00h 00h
2E55h			
2E56h	USB Request Value Register	USBVAL	00h 00h
2E57h			
2E58h	USB Request Index Register	USBINDX	00h 00h
2E59h			
2E5Ah	USB Request Length Register	USBLENG	00h 00h
2E5Bh			
2E5Ch	DCP Configuration Register	DCPCFG	00h 00h
2E5Dh			
2E5Eh	DCP Max Packet Size Register	DCPMAXP	40h 00h
2E5Fh			
2E60h	DCP Control Register	DCPCTR	40h 00h
2E61h			
2E62h			
2E63h			
2E64h	Pipe Window Select Register	PIPESEL	00h 00h
2E65h			
2E66h			
2E67h			
2E68h	Pipe Window Configuration Register	PIPECFG	00h 00h
2E69h			
2E6Ah			
2E6Bh			
2E6Ch	Pipe Max Packet Size Register	PIPEMAXP	00h 00h
2E6Dh			
2E6Eh	Pipe Period Control Register ⁽²⁾	PIPEPERI	00h 00h
2E6Fh			

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. This register is not available in the R8C/34U Group.

5. Electrical Characteristics

5.1 R8C/34U Group

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40°C ≤ Topr ≤ 85°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det0}	Voltage detection level V _{det0_0} (2)		1.80	1.90	2.05	V
	Voltage detection level V _{det0_1} (2)		2.15	2.35	2.50	V
	Voltage detection level V _{det0_2} (2)		2.70	2.85	3.05	V
	Voltage detection level V _{det0_3} (2)		3.55	3.80	4.05	V
—	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5.0 V to (V _{det0_0} - 0.1) V	—	6	150	μs
—	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	—	1.5	—	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		—	—	100	μs

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version)/-40 to 85 °C (D version).
2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
4. Time until the voltage monitor 0 reset is generated after the voltage passes V_{det0}.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics


Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det1}	Voltage detection level V _{det1_0} (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level V _{det1_1} (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level V _{det1_2} (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level V _{det1_3} (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level V _{det1_4} (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level V _{det1_5} (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level V _{det1_6} (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level V _{det1_7} (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level V _{det1_8} (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level V _{det1_9} (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level V _{det1_A} (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level V _{det1_B} (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level V _{det1_C} (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level V _{det1_D} (2)	At the falling of Vcc	3.90	4.15	4.45	V
—	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	V _{det1_0} to V _{det1_5} selected	—	0.07	—	V
—		V _{det1_6} to V _{det1_F} selected	—	0.10	—	V
—	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5.0 V to (V _{det1_0} - 0.1) V	—	60	150	μs
—	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	—	1.7	—	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		—	—	100	μs

Notes:


1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version)/-40 to 85 °C (D version).
2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Timing Requirements (Unless Otherwise Specified: V_{CC} = 5 V, V_{SS} = 0 V, T_{OPR} = 25 °C)**Table 5.19 External Clock Input (XOUT)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _C (XOUT)	XOUT input cycle time	50	—	ns
t _{WH} (XOUT)	XOUT input "H" width	24	—	ns
t _{WL} (XOUT)	XOUT input "L" width	24	—	ns

**Figure 5.10 External Clock Input Timing Diagram when V_{CC} = 5 V****Table 5.20 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _C (TRAIO)	TRAIO input cycle time	100	—	ns
t _{WH} (TRAIO)	TRAIO input "H" width	40	—	ns
t _{WL} (TRAIO)	TRAIO input "L" width	40	—	ns

**Figure 5.11 TRAIO Input Timing Diagram when V_{CC} = 5 V****Table 5.21 TRFI Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _C (TRFI)	TRFI input cycle time	400 (1)	—	ns
t _{WH} (TRFI)	TRFI input "H" width	200 (2)	—	ns
t _{WL} (TRFI)	TRFI input "L" width	200 (2)	—	ns

Notes:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.



**Figure 5.12 TRFI Input Timing Diagram when V_{CC} = 5 V**

Table 5.22 Serial Interface


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{C(CK)}$	CLK <i>i</i> input cycle time	200	—	ns
$t_{W(CKH)}$	CLK <i>i</i> input "H" width	100	—	ns
$t_{W(CKL)}$	CLK <i>i</i> input "L" width	100	—	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time	—	50	ns
$t_{h(C-Q)}$	TXD <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time	50	—	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time	90	—	ns

i = 0 to 3**Figure 5.13 Serial Interface Timing Diagram when Vcc = 5 V****Table 5.23 External Interrupt INT*i* (*i* = 0 to 4) Input, Key Input Interrupt K*i* (*i* = 0 to 3)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{W(INH)}$	INT <i>i</i> input "H" width, K <i>i</i> input "H" width	250 (1)	—	ns
$t_{W(INL)}$	INT <i>i</i> input "L" width, K <i>i</i> input "L" width	250 (2)	—	ns

Notes:

- When selecting the digital filter by the INT*i* input filter select bit, use an INT*i* input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the INT*i* input filter select bit, use an INT*i* input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

**Figure 5.14 Input Timing Diagram for External Interrupt INT*i* and Key Input Interrupt K*i* when Vcc = 5 V**

Timing requirements (Unless Otherwise Specified: V_{CC} = 2.2 V, V_{SS} = 0 V, T_{OPR} = 25 °C)

Table 5.33 External Clock Input (XOUT)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (XOUT)	XOUT input cycle time	200	—	ns
t _{WH} (XOUT)	XOUT input "H" width	90	—	ns
t _{WL} (XOUT)	XOUT input "L" width	90	—	ns




Figure 5.20 External Clock Input Timing Diagram when V_{CC} = 2.2 V

Table 5.34 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TRAIO)	TRAIO input cycle time	500	—	ns
t _{WH} (TRAIO)	TRAIO input "H" width	200	—	ns
t _{WL} (TRAIO)	TRAIO input "L" width	200	—	ns




Figure 5.21 TRAIO Input Timing Diagram when V_{CC} = 2.2 V

Table 5.35 TRFI Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TRFI)	TRFI input cycle time	2000 (1)	—	ns
t _{WH} (TRFI)	TRFI input "H" width	1000 (2)	—	ns
t _{WL} (TRFI)	TRFI input "L" width	1000 (2)	—	ns

Notes:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.





Figure 5.22 TRFI Input Timing Diagram when V_{CC} = 2.2 V

Table 5.36 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	800	—	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	400	—	ns
$t_{w(CKL)}$	CLK <i>i</i> input "L" width	400	—	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time	—	200	ns
$t_{h(C-Q)}$	TXD <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time	150	—	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time	90	—	ns

 $i = 0 \text{ to } 3$ **Figure 5.23 Serial Interface Timing Diagram when $V_{CC} = 2.2 \text{ V}$** **Table 5.37 External Interrupt $\overline{\text{INT}}_i$ ($i = 0 \text{ to } 4$) Input, Key Input Interrupt $\overline{\text{K}}_i$ ($i = 0 \text{ to } 3$)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INT}}_i$ input "H" width, $\overline{\text{K}}_i$ input "H" width	1000 (1)	—	ns
$t_{w(\text{INL})}$	$\overline{\text{INT}}_i$ input "L" width, $\overline{\text{K}}_i$ input "L" width	1000 (2)	—	ns

Notes:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.


**Figure 5.24 Input Timing Diagram for External Interrupt $\overline{\text{INT}}_i$ and Key Input Interrupt $\overline{\text{K}}_i$ when $V_{CC} = 2.2 \text{ V}$**

Table 5.40 A/D Converter Characteristics

Symbol	Parameter	Conditions	Standard			Unit		
			Min.	Typ.	Max.			
—	Resolution	V _{ref} = AV _{cc}	—	—	10	Bit		
—	Absolute accuracy	10-bit mode	V _{ref} = AV _{cc} = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	—	±3	LSB	
			V _{ref} = AV _{cc} = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	—	±5	LSB	
			V _{ref} = AV _{cc} = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	—	±5	LSB	
			V _{ref} = AV _{cc} = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	—	±5	LSB	
		8-bit mode	V _{ref} = AV _{cc} = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	—	±2	LSB	
			V _{ref} = AV _{cc} = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	—	±2	LSB	
			V _{ref} = AV _{cc} = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	—	±2	LSB	
			V _{ref} = AV _{cc} = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	—	±2	LSB	
φAD	A/D conversion clock	4.0 V ≤ V _{ref} = AV _{cc} ≤ 5.5 V (2)			2	—	20	MHz
		3.2 V ≤ V _{ref} = AV _{cc} ≤ 5.5 V (2)			2	—	16	MHz
		2.7 V ≤ V _{ref} = AV _{cc} ≤ 5.5 V (2)			2	—	10	MHz
		2.2 V ≤ V _{ref} = AV _{cc} ≤ 5.5 V (2)			2	—	5	MHz
—	Tolerance level impedance				—	3	—	kΩ
t _{CONV}	Conversion time	10-bit mode	V _{ref} = AV _{cc} = 5.0 V, φAD = 20 MHz	2.2	—	—	μs	
		8-bit mode	V _{ref} = AV _{cc} = 5.0 V, φAD = 20 MHz	2.2	—	—	μs	
t _{SAMP}	Sampling time	φAD = 20 MHz			0.8	—	—	μs
I _{VREF}	V _{ref} current	V _{CC} = 5.0 V, XIN = f ₁ = φAD = 20 MHz			—	45	—	μA
V _{ref}	Reference voltage				2.2	—	AV _{cc}	V
VIA	Analog input voltage ⁽³⁾				0	—	V _{ref}	V
OCVREF	On-chip reference voltage	2 MHz ≤ φAD ≤ 4 MHz			1.19	1.34	1.49	V

Notes:

1. V_{CC}/AV_{cc} = V_{ref} = 2.2 to 5.5 V, V_{SS} = 0 V, and T_{opr} = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.49 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
—	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V -20 °C ≤ Topr ≤ 85 °C	36.0	40	44.0	MHz
		Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C	36.0	40	44.0	
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8 V to 5.5 V -20 °C ≤ Topr ≤ 85 °C	33.178	36.864	40.550	MHz
		Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C	33.178	36.864	40.550	
—	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V -20 °C ≤ Topr ≤ 85 °C	28.8	32	35.2	MHz
		Vcc = 1.8 V to 5.5 V -40 °C ≤ Topr ≤ 85 °C	28.8	32	35.2	
	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	—	0.5	3	ms
	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	—	400	—	µA

Notes:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.50 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
FOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
—	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	—	30	100	µs
—	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	—	2	—	µA

Note:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

Table 5.51 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
tu(P-R)	Time for internal power supply stabilization during power-on (2)		—	—	2,000	µs

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25 °C.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.





Figure 5.32 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

**Table 5.62 Electrical Characteristics (4) [2.7 V ≤ Vcc < 3.3 V]
(Topr = –20 to 85 °C (N version)/–40 to 85 °C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	3.5	10	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	1.5	7.5	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	3.0	—	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	4.0	—	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	1.5	—	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRC = 1	—	1	—	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	—	90	390	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	—	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	—	4	80	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	—	3.5	—	μA
			XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	2.0	5.0	μA
			XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	15	—	μA

Table 5.73 Serial Interface


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	800	—	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	400	—	ns
$t_{w(CKL)}$	CLK <i>i</i> input "L" width	400	—	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time	—	200	ns
$t_{h(C-Q)}$	TXD <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time	150	—	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time	90	—	ns

 $i = 0 \text{ to } 3$ **Figure 5.47 Serial Interface Timing Diagram when $V_{CC} = 2.2 \text{ V}$** **Table 5.74 External Interrupt $\overline{\text{INT}}_i$ ($i = 0 \text{ to } 4$) Input, Key Input Interrupt $\overline{\text{K}}_i$ ($i = 0 \text{ to } 3$)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INT}}_i$ input "H" width, $\overline{\text{K}}_i$ input "H" width	1000 (1)	—	ns
$t_{w(\text{INL})}$	$\overline{\text{INT}}_i$ input "L" width, $\overline{\text{K}}_i$ input "L" width	1000 (2)	—	ns

Notes:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.

**Figure 5.48 Input Timing Diagram for External Interrupt $\overline{\text{INT}}_i$ and Key Input Interrupt $\overline{\text{K}}_i$ when $V_{CC} = 2.2 \text{ V}$**