



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Active	
Core Processor	ARM® Cortex®-M4	
Core Size	32-Bit Single-Core	
Speed	80MHz	
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, QSPI, SAI, SPI, UART/USART	
Peripherals	Brown-out Detect/Reset, DMA, PWM, WDT	
Number of I/O	38	
Program Memory Size	256KB (256K x 8)	
Program Memory Type	FLASH	
EEPROM Size	-	
RAM Size	160K x 8	
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V	
Data Converters	A/D 10x12b; D/A 1x12b	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 125°C (TA)	
Mounting Type	Surface Mount	
Package / Case	48-UFQFN Exposed Pad	
Supplier Device Package	48-UFQFPN (7x7)	
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l451ccu3tr	

List of figures STM32L451xx

# **List of figures**

Figure 1.	STM32L451xx block diagram	16
Figure 2.	Power supply overview	
Figure 3.	Power-up/down sequence	
Figure 4.	Clock tree	
Figure 5.	Voltage reference buffer	41
Figure 6.	STM32L451Vx LQFP100 pinout <sup>(1)</sup>	57
Figure 7.	STM32L451Vx UFBGA100 ballout <sup>(1)</sup>	58
Figure 8.	STM32L451Rx LQFP64 pinout <sup>(1)</sup>	
Figure 9.	STM32L451Rx UFBGA64 ballout <sup>(1)</sup>	59
Figure 10.	STM32L451Rx WLCSP64 pinout <sup>(1)</sup>	59
Figure 11.	STM32L451Cx UFQFPN48 pinout <sup>(1)</sup>	60
Figure 12.	STM32L451xx memory map	82
Figure 13.	Pin loading conditions	86
Figure 14.	Pin input voltage	86
Figure 15.	Power supply scheme	87
Figure 16.	Current consumption measurement scheme	88
Figure 17.	VREFINT versus temperature	
Figure 18.	High-speed external clock source AC timing diagram	115
Figure 19.	Low-speed external clock source AC timing diagram	
Figure 20.	Typical application with an 8 MHz crystal	
Figure 21.	Typical application with a 32.768 kHz crystal	119
Figure 22.	HSI16 frequency versus temperature	
Figure 23.	Typical current consumption versus MSI frequency	
Figure 24.	HSI48 frequency versus temperature	
Figure 25.	I/O input characteristics	133
Figure 26.	I/O AC characteristics definition <sup>(1)</sup>	137
Figure 27.	Recommended NRST pin protection	138
Figure 28.	ADC accuracy characteristics	150
Figure 29.	Typical connection diagram using the ADC	
Figure 30.	12-bit buffered / non-buffered DAC	
Figure 31.	SPI timing diagram - slave mode and CPHA = 0	168
Figure 32.	SPI timing diagram - slave mode and CPHA = 1	
Figure 33.	SPI timing diagram - master mode	
Figure 34.	Quad SPI timing diagram - SDR mode	
Figure 35.	Quad SPI timing diagram - DDR mode	
Figure 36.	SAI master timing waveforms	
Figure 37.	SAI slave timing waveforms	
Figure 38.	SDIO high-speed mode	176
Figure 39.	SD default mode	
Figure 40.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	178
Figure 41.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
J	recommended footprint	179
Figure 42.	LQFP100 marking (package top view)	
Figure 43.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
J	array package outline	181
Figure 44.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
J	array package recommended footprint	182
Figure 45.	UFBGA100 marking (package top view)	



STM32L451xx Description

## 2 Description

The STM32L451xx devices are the ultra-low-power microcontrollers based on the high-performance Arm<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all Arm<sup>®</sup> single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32L451xx devices embed high-speed memories (Flash memory up to 512 Kbyte, 160 Kbyte of SRAM), a Quad SPI flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L451xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall.

The devices offer a fast 12-bit ADC (5 Msps), two comparators, one operational amplifier, one DAC channel, an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timer, one 16-bit PWM timer dedicated to motor control, four general-purpose 16-bit timers, and two 16-bit low-power timers.

In addition, up to 21 capacitive sensing channels are available.

They also feature standard and advanced communication interfaces.

- Four I2Cs
- Three SPIs
- Three USARTs, one UART and one Low-Power UART.
- One SAI (Serial Audio Interfaces)
- One SDMMC
- One CAN

The STM32L451xx operates in the -40 to +85  $^{\circ}$ C (+105  $^{\circ}$ C junction) and -40 to +125  $^{\circ}$ C (+130  $^{\circ}$ C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMP and comparators. A VBAT input allows to backup the RTC and backup registers.

The STM32L451xx family offers six packages from 48 to 100-pin packages.



DS11910 Rev 4 13/201

STM32L451xx Functional overview

					Stop	o 0/1	Sto	р 2	Star	ndby	Shut	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
CRC calculation unit	0	0	0	0	-	-	-	-	-	-	-	-	-
GPIOs	0	0	0	0	0	0	0	0	(9)	5 pins (10)	(11)	5 pins (10)	-

Table 5. Functionalities depending on the working mode<sup>(1)</sup> (continued)

- 1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). = Not available.
- 2. The Flash can be configured in power-down mode. By default, it is not in power-down mode.
- 3. The SRAM clock can be gated on or off.
- 4. SRAM2 content is preserved when the bit RRS is set in PWR CR3 register.
- Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- UART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- 7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 8. Voltage scaling Range 1 only.
- 9. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
- 11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

#### 3.9.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disable). In addition, the internal reset pull-up is deactivated when the reset source is internal.

#### 3.9.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery and an external supercapacitor are present. The VBAT pin supplies the RTC with LSE and the backup registers. Three antitamper detection pins are available in VBAT mode.

VBAT operation is automatically activated when V<sub>DD</sub> is not present.

An internal VBAT battery charging circuit is embedded and can be activated when  $V_{DD}$  is present.

Note: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation.

577

DS11910 Rev 4 31/201

Functional overview STM32L451xx

Figure 4. Clock tree to IWDG LSI RC 32 kHz LSCO to RTC OSC32\_OUT LSE OSC /32 OSC32\_IN LSE LSI HSE to PWR SYSCLK мсо / 1→16 MSI HSI16 to AHB bus, core, memory and DMA Clock HSI48 source HCLK FCLK Cortex free running clock AHB PRESC PLLCLK control OSC\_OUT HSE OSC / 1,2,..512 4-48 MHz to Cortex system timer HSE /8 OSC\_IN Clock MSI SYSCLK detector PCLK1 HSI16 APB1 PRESC / 1,2,4,8,16 to APB1 peripherals x1 or x2 to TIMx 16 MHz x=2,6,7LSE HSI16 SYSCLK to USARTx x=2..3 to UART4 to LPUART1 HSI16-SYSCLK-MSI RC to I2Cx 100 kHz – 48 MHz x=1,2,3,4 LSI-LSE-HSI16to LPTIMx PCLK2 HSI16 PLL / M HSE APB2 PRESC to APB2 peripherals PLLSAI1CLK / 1,2,4,8,16 PLL48M1CLK / Q x1 or x2 to TIMx PLLCLK / R x=1,15,16 PLLSAI1 to USART1 PLLSAI2CLK PLL48M2CLK /Q PLLADC1CLK / R to DFSDM1 SYSCLK-SYSCLK to ADC HSI RC 48 MHz HSI16 MSI CRS 48 MHz clock to RNG, SDMMC HSI16 to SAI1 SAI1\_EXTCLK



MSv41619V2

Functional overview STM32L451xx

Calibration value nameDescriptionMemory addressTS\_CAL1TS\_ADC raw data acquired at a temperature of 30 °C ( $\pm$  5 °C),  $V_{DDA} = V_{REF+} = 3.0 \text{ V} (\pm 10 \text{ mV})$ 0x1FFF 75A8 - 0x1FFF 75A9TS\_CAL2TS\_ADC raw data acquired at a temperature of 130 °C ( $\pm$  5 °C),  $V_{DDA} = V_{REF+} = 3.0 \text{ V} (\pm 10 \text{ mV})$ 0x1FFF 75CA - 0x1FFF 75CB

Table 8. Temperature sensor calibration values

### 3.15.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and Comparators. VREFINT is internally connected to the ADC1\_IN0 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 9. Internal voltage reference calibration values

Calibration value name	Description	Memory address
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V <sub>DDA</sub> = V <sub>REF+</sub> = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

### 3.15.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the  $V_{BAT}$  battery voltage using the internal ADC channel ADC1\_IN18 or ADC3\_IN18. As the  $V_{BAT}$  voltage may be higher than  $V_{DDA}$ , and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third the  $V_{BAT}$  voltage.

# 3.16 Digital to analog converter (DAC)

One 12-bit buffered DAC channel can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

Functional overview STM32L451xx

### 3.28 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to 40 Mbits/s in master and up to 24 Mbits/s slave modes, in half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation.

All SPI interfaces can be served by the DMA controller.

### 3.29 Serial audio interfaces (SAI)

The device embeds 1 SAI. Refer to *Table 14: SAI implementation* for the features implementation. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

The SAI peripheral supports:

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out
- Up to 16 slots available with configurable size and with the possibility to select which
  ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively.
  - Overrun and underrun detection.
  - Anticipated frame synchronization signal detection in slave mode.
  - Late frame synchronization signal detection in slave mode.
  - Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled:
  - Errors.
  - FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.



# 4 Pinouts and pin description

| VDD | VDD | VSS | PE1 | PE1 | PE1 | PE2 | PE3 PE2 🔲 1 □ VDD PE3 🗆 2 74 🗆 VSS PE4 🔲 3 73 🗖 VDD PA13 (JTMS/SWDIO) PE5 72 ☐ PA12 PE6 VBAT [ 70 🗖 PA11 PC13 [ 69 ☐ PA10 68 PA9 PC14-OSC32\_IN (PC14) 8 PA8 PC15-OSC32\_OUT (PC15) ☐ 9 67 VSS 🖂 10 PC9 VDD 🗖 11 65 PC8 PH0-OSC\_IN (PH0) | 12 64 🔲 PC7 PH1-OSC\_OUT (PH1) 13 LQFP100 PC6 63 ☐ PD15 NRST 🔲 14 62 PC0 🗖 15 DD14 D PD13 PC1 🗖 16 PC2 🔲 17 □ PD12 PC3 🗌 18 58 🔲 PD11 PD10 VSSA ☐ 19 VREF- ☐ 20 57 56 VREF+ ☐ 21 55 PD8 VDDA 🗆 22 54 PB15 PA0 🗆 23 □ PB14 PA1 🗆 24 52 PB13 51 PB12 PA2 🔲 25 MSv40964V1

Figure 6. STM32L451Vx LQFP100 pinout<sup>(1)</sup>

1. The above figure shows the package top view.



- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 5. Include VREF- pin.

**Table 21. Current characteristics** 

Symbol	Ratings	Max	Unit
$\Sigma$ IV <sub>DD</sub>	Total current into sum of all V <sub>DD</sub> power lines (source) <sup>(1)</sup>	140	
ΣIV <sub>SS</sub>	Total current out of sum of all V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>	140	
IV <sub>DD(PIN)</sub>	Maximum current into each V <sub>DD</sub> power pin (source) <sup>(1)</sup>	100	
IV <sub>SS(PIN)</sub>	Maximum current out of each V <sub>SS</sub> ground pin (sink) <sup>(1)</sup>	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I <sub>IO(PIN)</sub>	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	20	mA
<b>~</b> I	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	100	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	100	
I <sub>INJ(PIN)</sub> (3)	Injected current on FT_xxx, TT_xx, RST and B pins, except PA4, PA5	-5/+0 <sup>(4)</sup>	
	Injected current on PA4, PA5	-5/0	
$\sum  I_{\text{INJ}(\text{PIN})} $	Total injected current (sum of all I/Os and control pins) <sup>(5)</sup>	25	1

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>BAT</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supplies, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. Positive injection (when  $V_{IN} > V_{DDIOx}$ ) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer also to *Table 20: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I<sub>INJ(PIN)</sub>| is the absolute sum of the negative injected currents (instantaneous values).

Table 22. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
$T_J$	Maximum junction temperature	150	°C



DS11910 Rev 4 89/201

DS11910 Rev 4



Table 35. Current consumption in Stop 2 mode (continued)

Symbol	Parameter	Conditions		ТҮР				MAX <sup>(1)</sup>				Unit		
Symbol		-	V <sub>DD</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Onit
DD_ALL	Supply current during wakeup from Stop 2 mode	Wakeup clock is MSI = 48 MHz, voltage Range 1. See <sup>(3)</sup> .	3 V	1.85	-	-	-	-	-	-	-	-	-	
		Wakeup clock is MSI = 4 MHz, voltage Range 2. See <sup>(3)</sup> .	3 V	1.50	-	-	-	-	-	-	-	-	-	mA
		Wakeup clock is HSI16 = 16 MHz, voltage Range 1. See <sup>(3)</sup> .	3 V	1.55	-	-	-	-	-	-	-	-	-	

- 1. Guaranteed based on test during characterization, unless otherwise specified.
- 2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 3. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 42: Low-power mode wakeup timings.



Table 37. Current consumption in Stop 0

Symbol	Parameter -	Conditions	TYP				MAX <sup>(1)</sup>					Unit	
	Parameter	V <sub>DD</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
Supply	1.8 V	125	150	240	390	645	145	190	350	600	1150		
I <sub>DD_ALL</sub>	current in	2.4 V	125	150	240	390	645	150	195	355	605	1150	μA
(Stop 0)	Stop 0 mode,	3 V	125	150	245	395	650	155	195	360	610	1150	μΑ
R	RTC disabled	3.6 V	125	155	245	400	655	155	200	365	615	1150 <sup>(2)</sup>	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> Guaranteed by test in production.

### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 41*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
  - when the peripheral is clocked on
  - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 20: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in *Table 41*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 41. Peripheral current consumption

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	Bus Matrix <sup>(1)</sup>	3.2	2.9	3.1	
	ADC independent clock domain	0.4	0.1	0.2	
	ADC clock domain	2.1	1.9	1.9	
	CRC	0.4	0.2	0.3	
	DMA1	1.4	1.3	1.4	
	DMA2	1.5	1.3	1.4	
	FLASH	6.2	5.2	5.8	
	GPIOA <sup>(2)</sup>	1.7	1.4	1.6	
	GPIOB <sup>(2)</sup> )	1.6	1.3	1.6	
AHB	GPIOC <sup>(2)</sup>	1.7	1.5	1.6	
АПВ	GPIOD <sup>(2)</sup>	1.8	1.6	1.7	
	GPIOE <sup>(2)</sup>	1.7	1.6	1.6	μΑ/MHz
	GPIOH <sup>(2)</sup>	0.6	0.6	0.5	
	QSPI	7.0	5.8	7.3	
	RNG independent clock domain	2.2	N/A	N/A	
	RNG clock domain	0.5	N/A	N/A	
	SRAM1	0.8	0.9	0.7	
	SRAM2	1.0	0.8	0.8	
	TSC	1.6	1.3	1.3	
	All AHB Peripherals	25.2	21.7	23.6	
	AHB to APB1 bridge <sup>(3)</sup>	0.9	0.7	0.9	
APB1	CAN1	4.1	3.2	3.9	
	DAC1	2.4	1.8	2.2	



Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 20. Typical application with an 8 MHz crystal

1.  $R_{\text{EXT}}$  value depends on the crystal characteristics.

### Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 48*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

	Table 40. EGE	Use - 32.700	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	i		1
Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
I <sub>DD(LSE)</sub> LSE cu	LCE ourrent consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	n 1
	LSE current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	nA
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
		LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
(III) oritmov	Maximum critical crystal	LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	
	gm	LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μA/V
		LSEDRV[1:0] = 11			2.7	

High drive capability

V<sub>DD</sub> is stabilized

Table 48. LSE oscillator characteristics  $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$ 

577

118/201 DS11910 Rev 4

 $t_{\text{SU(LSE)}}^{(3)}$ 

Startup time

2. The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4V). It is disable when  $V_{DDA} \ge 2.4$  V.

- 3. Fast channels are: PC0, PC1, PC2, PC3, PA0, PA1.
- 4. Slow channels are: all ADC inputs except the fast channels.




Table 73. DAC characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
T <sub>W_to_W</sub>	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC1_OUT1 for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL CL ≤ 10 pF	1 1.4	-	-	μѕ	
		DAC1_OUT1	DAC output buffer ON, C <sub>SH</sub> = 100 nF	-	0.7	3.5	ms
	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DAC1_OUT1 reaches final value ±1LSB)	pin connected	DAC output buffer OFF, C <sub>SH</sub> = 100 nF	ı	10.5	18	1115
t <sub>SAMP</sub>		DAC1_OUT1 pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs
I <sub>leak</sub>	Output leakage current	Sample and ho DAC1_OUT1 p		-	-	_(3)	nA
Cl <sub>int</sub>	Internal sample and hold capacitor		-	5.2	7	8.8	pF
t <sub>TRIM</sub>	Middle code offset trim time	DAC output bu	ffer ON	50	-	-	μs
V <sub>offset</sub>	Middle code offset for 1	V <sub>REF+</sub> = 3.6 V		ı	1500	-	μV
v offset	trim code step	V <sub>REF+</sub> = 1.8 V		-	750	-	μν
		DAC output	No load, middle code (0x800)	ı	315	500	
		buffer ON	No load, worst code (0xF1C)	-	450	670	
I <sub>DDA</sub> (DAC)	DAC consumption from $V_{DDA}$	DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	μΑ
		Sample and ho	Sample and hold mode, $C_{SH} =$			670 x Ton/(Ton +Toff) (4)	

 $t_{(\mathsf{CK})}$  $t_{\text{w}(\text{CKH})}$  $t_{\text{w}(\text{CKL})}$  $t_{\text{f(CK)}}$ Clock t<sub>v(OUT)</sub>  $\overset{t_{h(OUT)}}{\longleftrightarrow}$ Data output D0 D1 D2  $t_{\text{s}(\text{IN})}$  $t_{h(IN)} \\$ Data input D0 D1 D2 MSv36878V1

Figure 34. Quad SPI timing diagram - SDR mode








Figure 37. SAI slave timing waveforms

#### **SDMMC** characteristics

Unless otherwise specified, the parameters given in *Table 89* for SDIO are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 23: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output characteristics.

Table 89. SD / MMC dynamic characteristics,  $V_{DD}$ =2.7 V to 3.6  $V^{(1)}$ 


Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	50	MHz				
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	4/3	-				
t <sub>W(CKL)</sub>	Clock low time	f <sub>PP</sub> = 50 MHz	8	10	-	ns				
t <sub>W(CKH)</sub>	Clock high time	f <sub>PP</sub> = 50 MHz	8	10	-	ns				
CMD, D inpu	CMD, D inputs (referenced to CK) in MMC and SD HS mode									
t <sub>ISU</sub>	Input setup time HS	f <sub>PP</sub> = 50 MHz	3.5	-	-	ns				
t <sub>IH</sub>	Input hold time HS	f <sub>PP</sub> = 50 MHz	2.5	-	-	ns				
CMD, D outp	uts (referenced to CK) in MMC and SD	HS mode								
t <sub>OV</sub>	Output valid time HS	f <sub>PP</sub> = 50 MHz	-	12	13	ns				
t <sub>OH</sub>	Output hold time HS	f <sub>PP</sub> = 50 MHz	10	-	-	ns				
CMD, D inpu	ts (referenced to CK) in SD default mod	le								
t <sub>ISUD</sub>	Input setup time SD	f <sub>PP</sub> = 50 MHz	3.5	-	-	ns				
t <sub>IHD</sub>	Input hold time SD	f <sub>PP</sub> = 50 MHz	3	-	-	ns				



DS11910 Rev 4 175/201

### 7.2 UFBGA100 package information

Figure 43. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 92. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	0.0094
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	6.850	7.000	7.150	0.2697	0.2756	0.2815
D1	-	5.500	-	-	0.2165	-
Е	6.850	7.000	7.150	0.2697	0.2756	0.2815
E1	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
Z	-	0.750	-	-	0.0295	-

Package information STM32L451xx

The following examples show how to calculate the temperature range needed for a given application.

### **Example 1: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 75 °C (measured according to JESD51-2),  $I_{DDmax}$  = 50 mA,  $V_{DD}$  = 3.5 V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V and maximum 8 I/Os used at the same time in output at low level with  $I_{OL}$  = 20 mA,  $V_{OL}$ = 1.3 V

 $P_{INTmax}$  = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$ 

This gives: P<sub>INTmax</sub> = 175 mW and P<sub>IOmax</sub> = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$ 

Using the values obtained in Table 100 T<sub>Jmax</sub> is calculated as follows:

For LQFP64, 58 °C/W

 $T_{Jmax}$  = 75 °C + (58 °C/W × 447 mW) = 75 °C + 25.926 °C = 100.926 °C

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105$  °C) see Section 8: Ordering information.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Part numbering).

Note:

With this given  $P_{Dmax}$  we can find the  $T_{Amax}$  allowed for a given device temperature range (order code suffix 6 or 3).

Suffix 6: 
$$T_{Amax} = T_{Jmax}$$
 -  $(58^{\circ}C/W \times 447 \text{ mW}) = 105-25.926 = 79.074 ^{\circ}C$   
Suffix 3:  $T_{Amax} = T_{Jmax}$  -  $(58^{\circ}C/W \times 447 \text{ mW}) = 130-25.926 = 104.074 ^{\circ}C$ 

### **Example 2: High-temperature application**

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 100 °C (measured according to JESD51-2),  $I_{DDmax}$  = 20 mA,  $V_{DD}$  = 3.5 V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V

 $P_{INTmax}$  = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ 

This gives:  $P_{INTmax} = 70 \text{ mW}$  and  $P_{IOmax} = 64 \text{ mW}$ :

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ 

Thus: P<sub>Dmax</sub> = 134 mW

Using the values obtained in *Table 100* T<sub>Jmax</sub> is calculated as follows:


For LQFP64, 58 °C/W

 $T_{Jmax}$  = 100 °C + (58 °C/W × 134 mW) = 100 °C + 7.772 °C = 107.772 °C

This is above the range of the suffix 6 version parts ( $-40 < T_{.l} < 105$  °C).

In this case, parts must be ordered at least with the temperature range suffix 3 (see Section 8: Ordering information) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

Refer to *Figure 58* to select the required temperature range (suffix 6 or 3) according to your ambient temperature or power requirements.




Ordering information STM32L451xx

# 8 Ordering information

xxx = programmed parts

Table 101. STM32L451xx ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.