

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212a7snfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2A Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2B Group.

Table 1.1 Specifications for R8C/2A Group (1)

Item	Function	Specification
CPU	Central processing	R8C/Tiny series core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V)
		• Multiplier: 16 bits × 16 bits → 32 bits
		 Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.5 Product List for R8C/2A Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 2
Detection	Circuit	Voltage detection 2
I/O Ports	Programmable I/O	Input-only: 2 pins
I/O POILS	-	CMOS I/O ports: 55, selectable pull-up resistor
	ports	High current drive ports: 8
Clock	Clock goneration	
CIOCK	Clock generation circuits	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	Circuits	On-chip oscillator (high-speed, low-speed)
		(high-speed on-chip oscillator has a frequency adjustment function),
		XCIN clock oscillation circuit (32 kHz)
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		External: 5 sources, Internal: 23 sources, Software: 4 sources
		Priority levels: 7 levels
Watchdog Time		15 bits x 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
	T: DD	(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits x 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits × 1
	THINE RE	Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode
	Timer RF	16 bits × 1 (with capture/compare register pin and compare register pin)
	THINGI IXI	Input capture mode, output compare mode
		Imput capture mode, output compare mode

Specifications for R8C/2A Group (2) Table 1.2

Item	Function	Specification
Serial	UARTO, UART1,	Clock synchronous serial I/O/UART x 3
Interface	UART2	
Clock Synchro	nous Serial I/O with	1 (shared with I ² C-bus)
Chip Select (S	SU)	
I ² C bus ⁽¹⁾		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function
D/A Converter		8-bit resolution × 2 circuits
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V
		Programming and erasure endurance: 100 times
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
Operating Fred	quency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V)
Voltage		f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V)
Current consur	motion	1(XIN) = 5 MHZ (VCC = 2.2 to 5.5 V) 12 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
Current consul	приоп	5.5 mA (VCC = 3.0 V, f(XIN) = 20 MHz)
		2.1 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))
		$0.65 \mu\text{A} (\text{VCC} = 3.0 \text{V}, \text{stop mode})$
Operating Amb	pient Temperature	-20 to 85°C (N version)
		-40 to 85°C (D version) ⁽²⁾
		-20 to 105°C (Y version) ⁽³⁾
Package		64-pin LQFP
		Package code: PLQP0064KB-A (previous code: 64P6Q-A)
		Package code: PLQP0064GA-A (previous code: 64P6U-A)
		64-pin FLGA
		Package code: PTLG0064JA-A (previous code: 64F0G)

- I²C bus is a trademark of Koninklijke Philips Electronics N. V.
 Specify the D version if D version functions are to be used.
 Please contact Renesas Technology sales offices for the Y version.

Table 1.3 Specifications for R8C/2B Group (1)

Item	Function	Specification
CPU	Central processing	R8C/Tiny series core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		 Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.6 Product List for R8C/2B Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 2
Detection		
I/O Ports	Programmable I/O	Input-only: 2 pins
	ports	CMOS I/O ports: 55, selectable pull-up resistor
	F	High current drive ports: 8
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	On-chip oscillator (high-speed, low-speed)
		(high-speed on-chip oscillator has a frequency adjustment function),
		XCIN clock oscillation circuit (32 kHz)
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		External: 5 sources, Internal: 23 sources, Software: 4 sources
		Priority levels: 7 levels
Watchdog Time	er	15 bits x 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
	T 50	shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
	Timer RD	(output 3 pins), PWM2 mode (PWM output pin)
	Tilliel KD	16 bits x 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits × 1
	THIOTINE	Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode
	ļ	
	Timer RF	16 bits x 1 (with capture/compare register pin and compare register pin)

Table 1.8 Pin Name Information by Pin Number (2)

Ī				I/O Pin Functions for of Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter	
46		P1_3	KI3					AN11	
47		P1_2	KI2					AN10	
48		P1_1	KI1					AN9	
49		P1_0	KI0					AN8	
50		P0_0						AN7	
51		P0_1						AN6	
52		P0_2						AN5	
53		P0_3						AN4	
54		P0_4						AN3	
55		P6_2							
56		P6_1							
57		P0_5			CLK1			AN2	
58		P0_6						AN1/DA0	
59	VSS/AVSS								
60		P0_7						AN0/DA1	
61	VREF	·							
62	VCC/AVCC								
63		P3_7				SSO			
64		P3_5				SSCK	SCL		

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



SFR Information (4)⁽¹⁾ Table 4.4

Address	Register	Symbol	After reset
00C0h	rogiotoi	Cymbol	71101 10001
00C1h			
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D0H			
00D1h 00D2h			
00D2h 00D3h			
00D3h 00D4h			
00D4h 00D5h			
00D5h 00D6h			
00D6h 00D7h			
00D7h 00D8h	D/A Posister 0	DAG	006
	D/A Register 0	DA0	00h
00D9h 00DAh	D/A Posister 4	DA4	006
	D/A Register 1	DA1	00h
00DBh 00DCh	D/A Control Desister	DACON	001-
	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh	Deat DO Deathte	D0	VVI
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	Port P5 Register	P5	XXh
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh	Port P6 Register	P6	XXh
00EDh		1000	
00EEh	Port P6 Direction Register	PD6	00h
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h	Port P2 Drive Capacity Control Register	P2DRR	00h
00F5h	UART1 Function Select Register	U1SR	000000XXb
00F6h			
00F7h			
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
OOFCE	Pull-Up Control Register 0	PUR0	00h
00FCh			
00FDh	Pull-Up Control Register 1	PUR1	XX000000b
00FDh 00FEh 00FFh	Pull-Up Control Register 1	PUR1	XX000000b

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (6)⁽¹⁾ Table 4.6

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
014111 0142h	Timer RD I/O Control Register C0	TRDIORA0	10001000b
0142H	Timer RD Status Register 0	TRDSR0	110001000b
0143H	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0144II 0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11110000b
0146h	Timer RD Counter 0	TRD0	00h
0147h	This is souther o		00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h	,		FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h		TDD001:	00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	Times DD Coursel Desister D4	TDDODD4	FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh 015Ch	Timer RD General Register C1	TRDGRC1	FFh FFh
015Ch	I miner VD General Kegister CT	INDONCI	FFh FFh
015Dh 015Eh	Timer RD General Register D1	TRDGRD1	FFh
015En	Times VD Octicial Megister DT	ומאסמאו	FFh
0160h	UART2 Transmit/Receive Mode Register	U2MR	00h
0161h	UART2 Bit Rate Register	U2BRG	XXh
0161h	UART2 Transmit Buffer Register	U2TB	XXh
0163h		1	XXh
0164h	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
0165h	UART2 Transmit/Receive Control Register 1	U2C1	0000000b
0166h	UART2 Receive Buffer Register	U2RB	XXh
0167h	Ĭ		XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch 017Dh			
017Dh 017Eh			
017En			
U1/FII			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (8)⁽¹⁾ Table 4.8

Address	Register	Symbol	After reset
01C0h			
01C1h			
01C2h			
01C3h			
01C4h			
01C5h			
01C6h			
01C7h			
01C8h			
01C9h			
01CAh			
01CAII			
01CCh			
01CCh			
01000			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h			
01E1h			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F111			
01F3h 01F4h			
01F4h 01F5h			
01F5h			
01500			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FCh			
01FDh			
01FEh			
01FFh			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (9)⁽¹⁾ Table 4.9

0200h 0202h 0202	Address	Register	Symbol	After reset
0201h 0202h 0203h 0203	Address	Register	Symbol	Aitel leset
0202h 0203h 0204h 0205h 0206h 0206h 0208h 021h 021h 021h 021h 021h 021h 021h 021	0200H			
6203h 0205h 6208h 0205h 6207h 0205h 6207h 0205h 6208h 0205h 6210h 021h 621h 021h 622h 021h 622h 022h	020111 0202h			
0204h	0202H			
0205h 0207h 0207h 0207h 0208h 0218h 0228h	0203H			
0206h 0207h 0208h 0209h 0204h 0208h 0208h 0208h 0208h 0208h 020Ch 0208h 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 020Th 020Th 021h 021h 021h 021h 021h 021h 021h 021	0204H			
0207h 0208h 0208h 0200h 0200h 0200h 0200h 0200h 0200h 0200h 0200h 0201h 021d 021d 021d 021d 021d 021d 021d 021d	020311			
0208h 0204h 0204h 0206h 0206h 0206h 0206h 0206h 0206h 0206h 0206h 0210h 0210h 0211h 0211h 0212h 0213h 0214h 0214h 0215h 0216h 0216h 0217h 0216h 0217h 0218h 0217h 0218h 0228h 0238h 0238h 0238h 0238h 0238h 0238h 0238h 0238h	020011			
0208h 0208h 0208h 0200h 0200h 0200h 020ft 020ft 0210h 021th 021th 021th 021sh 022sh	0207h			
020Ah 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 0210h 0211h 0211h 0212h 0213h 0214h 0217h 0218h 0217h 0218h 0219h 0219h 0219h 0219h 021H 0212h 0219h 0219h 0219h 0219h 0219h 0210h 0210h 0210h 0210h 021Ch 0	0208h			
0208h	0209h			
020Ch	020An			
0200h 020Fh 020Fh 0210h 0211h 0211h 0212h 0213h 0214h 0214h 0215h 0215h 0218h 0219h 0219h 0219h 0219h 0219h 0211h 0211h 0212h 021A	020Bn			
020Eh (20Th 0210h (210h 0211h (212h 0213h (214h 0216h (216h 0216h (216h 0217h (217h 0218h (218h 0219h (219h 0210h (210h 0210h (210h 0210h (210h 0210h (210h 0211h (210h 0212h (220h 022th (222h 022th <td>020Ch</td> <td></td> <td></td> <td></td>	020Ch			
020Fh 0210h 0211h 0211h 0213h 0213h 0213h 0216h 0216h 0216h 0216h 0217h 0218h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0210h 0220h 0220h 0220h 0222h 0223h 0233h 0233h	020Dh			
0210h 0212h 0212h 0213h 0214h 0215h 0215h 0216h 0217h 0218h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0210h 0210h 0210h 0210h 0210h 0211h 0212h 0221h 0222h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0228h 0238h 0238h 0238h 0238h				
0211h 0213h 0213h 0214h 0215h 0215h 0215h 0217h 0218h 0217h 0218h 0219h 0218h 0219h 0218h 0219h 0218h 0219h 0218h 0219h 0210h 0210h 0210h 0210h 0210h 0210h 0220h 0220h 0222h 0222h 0222h 022h 0	020Fh			
0212h 0213h 0214h 0214h 0216h 0217h 0217h 0218h 0219h 0219h 0219h 021h 021h 021h 021h 021h 021h 021h 021	0210h			
0213h	0211h			
0214h 0215h 0216h 0217h 0217h 0218h 0219h 0219h 0218h 0210h 021Dh 021Dh 021Dh 021Dh 0221h 0220h 0221h 0222h 022h 022h 022h	0212h			
0216h 0217h 0218h 0219h 0219h 0218h 0219h 0218h 0218h 0210h 0211h 0211h 0211h 0212h 0212h 0212h 0212h 0212h 022h 02	0213h			
0216h 0217h 0218h 0219h 0219h 0218h 0218h 0216h 0216h 0216h 021Ch 021Dh 021Eh 0220h 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0222h 0222h 0222h 0226h 0227h 0228h 0227h 0228h 0228h 0227h 0228h				
0217h 0218h 0219h 0218h 0218h 021Bh 021Ch 021Ch 021Eh 021Eh 0221Fh 0222h 0221h 0222h 0223h 0223h 0223h 0228h 0233h 0233h 0234h 0235h 0233h 0234h 0238h	0215h			
0218h 021Ah 021Bh 021Ah 021Bh 021Ch 021Ch 021Ch 021Eh 021Eh 021Eh 022Ph 022N 022N 022N 022Sh 022Sh 022Sh 022Sh 022Ph 023Ph	0216h			
0219h 0218h 021Ch 021Ch 021Eh 021Eh 021Eh 0220h 0221h 0222h 0221h 0222h 0225h 0222h 0223h 0222h 0222h 0222h 0222h 0222h 0222h 0223h 0222h 0223h 0223h 0223h 0223h 0226h 022Ch 022Dh 022Ch 022Dh 022Ch 022Bh 022Ch 022Ch 022Bh 022Ch	0217h			
0218h 021Ch 021Dh 021Eh 021Eh 021Eh 022Th 022Th 022th 022th 022th 022sh 022sh 022sh 022sh 022sh 022sh 022sh 022fb 022fb 022fb 022fb 022fb 022fb 023fb 023h 023h 023h 023h 023h 023h 023h 023h	0218h			
021bh 021Ch 021Eh 021Eh 0220h 0221h 0221h 0222h 0222h 0222h 0223h 0225h 0225h 0228h 023h 023h 023h 023h 023h 023h 023h 023	0219h			
021Dh 021Eh 021Fh 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0224h 0226h 0226h 0227h 0228h 0228h 0228h 0228h 0228h 0229h 0229h 0221h 0222h 0221h 0223h 023h 023h 023h 023h 023h 023h 02	021Ah			
021Dh 021Eh 021Fh 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0224h 0226h 0226h 0227h 0228h 0228h 0228h 0228h 0228h 0229h 0229h 0221h 0222h 0221h 0223h 023h 023h 023h 023h 023h 023h 02	021Bh			
021Eh 021Eh 021Fh 022th 022th 022th 022sh 022sh 022sh 022sh 022sh 022sh 022ph	021Ch			
021Fh 0220h 0221h 0222h 0222h 0223h 0224h 0225h 0226h 0226h 0227h 0228h 0229h 0229h 0229h 0222h 0222h 0222h 0222h 0223h 0230h 0231h 0232h 0232h 0233h 0233h 0233h 0233h 0233h 0233h 0238h	021Dh			
021h 022h 022h 022h 022h 022h 022h 022h	021Eh			
0220h 0221h 0222h 0223h 0224h 0225h 0226h 0227h 0228h 0229h 0229h 0222h 0222h 0222h 0222h 0222h 0222h 0222h 0233h 0233h 0331h 0332h 0333h 0334h 0335h 0336h 0337h 0338h 0233h	021Fh			
0221h 0223h 0224h 0225h 0226h 0227h 0228h 0229h 022Bh 022Dh 022Ch 022Ph 022Ph 022Ph 022Ph 023h	0220h			
0222h 0224h 0225h 0226h 0227h 0228h 0229h 022bh 022ch 022ph 022ph 022ph 022ph 022ph 022ph 022ph 022ph 022h 022h 023h	0221h			
0224h 0225h 0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Eh 022Eh 0230h 0231h 0233h 0233h 0234h 0233h 0234h 0235h 0235h 0237h 0238h 0237h 0238h 0238h 0238h 0238h 0239h 0238h 0238h 0238h 0239h 0238h	0222h			
0224h 0226h 0227h 0228h 0228h 0222h 022Ah 022Bh 022Ch 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0233h 0233h 0234h 0238h 0237h 0238h 0237h 0238h	0223h			
0225h 0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0235h 0237h 0238h 0238h 0239h 0238h 0239h	0224h			
0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0235h 0236h 0237h 0239h 0239h 023Bh 023Ch 023Dh	0225h			
0228h 0228h 0228h 0228h 0228h 0228h 022Ch 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0233h 0233h 0234h 0234h 0235h 0236h 0237h 0238h 0238h 0238h 0239h 0230h 0231h 0231h 0231h	0226h			
0228h 022Ah 022Bh 022Bh 022Ch 02Dh 022Eh 02Eh 022Fh 023Ah 0231h 0232h 0233h 0233h 0234h 0235h 0236h 0237h 0237h 0238h 0239h 023Ah 0238h 023Ah 023Bh 023Ch 023Dh 023Ch	0227h			
0229h 022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Ah 023Bh 023Ch 023Ch	0227H			
022Ah 022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 023Ah 023Ah 023Bh 023Ch 023Dh	0220h			
022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0232h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Ah 023Ah 023Ah 023Ah 023Ah 023Bh 023Ch 023Ch 023Dh	0223h			
022Ch 022Dh 022Eh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0237h 0238h 0239h 023Ah 023Bh 023Bh 023Ch 023Ch 023Dh 023Dh	022AII			
022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	022DII	 		
022Eh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 0239h 023Ah 023Bh 023Bh 023Ch 023Dh	022Dh	 		
022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	022DII	 		
0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	022EII			
0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0237h 0238h 0239h 0239h 023Ah 023Ah 023Ah 023Ah 023Bh 023Ch	022FN			
0232h 0233h 0234h 0235h 0235h 0236h 0237h 0238h 0238h 0239h 023Ah 023Bh 023Ah 023Bh 023Bh 023Bh 023Bh 023Ch	023UN			
0233h 0234h 0235h 0236h 0237h 0238h 0239h 0239h 023Ah 023Bh 023Bh 023Bh 023Bh 023Ch 023Dh	U231N			
0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Ah 023Bh 023Ch 023Dh				
0235h 0236h 0237h 0238h 0239h 0238h 0238h 023Ah 023Bh 023Bh 023Ch 023Dh				
0236h 0237h 0238h 0239h 023Ah 023Bh 023Bh 023Ch 023Dh				
0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	0235h			
0238h 0239h 023Ah 023Bh 023Ch 023Dh				
0239h 023Ah 023Bh 023Ch 023Dh	0237h			
023Ah 023Bh 023Ch 023Dh	0238h			
023Bh 023Ch 023Dh				
023Bh 023Ch 023Dh	023Ah			
023Ch 023Dh	023Bh			
023Dh	023Ch			
	023Dh			
023Eh	023Eh			
023Fh	00055			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.11 SFR Information (11)⁽¹⁾

Address	Register	Symbol	After reset
0280h			
0281h			
0282h			
0283h			
0284h			
0285h			
0286h			
0287h			
0288h			
0289h			
028Ah			
028Bh			
028Ch			
028Dh			
028Eh			
028Fh			
0290h	Timer RF Register	TRF	00h
0291h			00h
0292h			
0293h			
0294h			
0295h			
0296h			
0297h			
0298h			
0299h			
029Ah	Timer RF Control Register 0	TRFCR0	00h
029Bh	Timer RF Control Register 1 Capture / Compare 0 Register	TRFCR1	00h
029Ch	Capture / Compare o Register	TRFM0	0000h ⁽²⁾
029Dh			FFFFh ⁽³⁾
029Eh	Compare 1 Register	TRFM1	FFh
029Fh			FFh
02A0h			
02A1h			
02A2h 02A3h			
02A3h			
02A4H			
02A5h			
02A011			
02A711			
02A9h			
02AAh			
02ABh			
02ACh			
02ADh			
02AEh			
02AFh			
02B0h			
02B1h			
02B2h			
02B3h			
02B4h			
02B5h			
02B6h			
02B7h			
02B8h			
02B9h			
02BAh			
02BBh			
02BCh			
02BDh			
02BEh			
02BFh			

- NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.

 2. After input capture mode.

 3. After output compare mode.

Table 4.12 SFR Information (12)⁽¹⁾

Address	Register	Symbol	After reset
02C0h	A/D Register 0	AD0	XXh
02C1h			XXh
02C2h			
02C3h			
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h 02CAh			
02CBh			+
02CCh			
02CDh			
02CEh			
02CFh			
02D0h			
02D1h			
02D2h			
02D3h	LA/D Control Desister C	ADCONG	000040001-
02D4h 02D5h	A/D Control Register 2	ADCON2	00001000b
02D5f1	A/D Control Register 0	ADCON0	00000011b
02D7h	A/D Control Register 1	ADCON1	00h
02D8h	77 D Control (Cegister 1	ABOON	0011
02D9h			
02DAh			
02DBh			
02DCh			
02DDh			
02DEh			
02DFh			
02E0h 02E1h			
02E1f1			
02E3h			+
02E4h	Port P8 Direction Register	PD8	00h
02E5h	· · · · · · · · · · · · · · · · · · ·	. = 4	
02E6h	Port P8 Register	P8	XXh
02E7h			
02E8h			
02E9h			
02EAh			
02EBh 02ECh			
02EDh			+
02EEh		+	
02EFh			
02F0h			
02F1h			
02F2h			
02F3h			
02F4h			
02F5h			
02F6h			
02F7h 02F8h			+
02F9h			
02FAh		+	
02FBh		1	
02FCh	Pull-Up Control Register 2	PUR2	XXX00000b
02FDh			
02FEh			
02FFh	Timer RF Output Control Register	TRFOUT	00h
FFFFh	Option Function Select Register	OFS	(Note 2)

X: Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Table 5.6 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions	Standard			Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance ⁽²⁾		10,000(3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		=	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		=	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	-	ns
_	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	_	5.5	V
=	Program, erase temperature		-20(8)	-	85	°C
_	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	_	-	year

NOTES:

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).


- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 3.10 FOWEL-OII IVESEL CITCUIL. VOILAGE MOTILIO O IVESEL FIECLITAL CHALACIETISTICS!	Table 5.10	Power-on Reset Circuit.	Voltage Monitor 0 Reset Electrical Characteristics(3)
--	-------------------	-------------------------	---

Symbol	Parameter	Condition	Standard			Unit
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient(2)		20	-	-	mV/msec


NOTES:

- 1. The measurement condition is $T_{OPT} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- This condition (external power VCC rise gradient) does not apply if $Vcc \ge 1.0 \text{ V}$.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$, maintain tw(por1) for 3,000 s or more if -40° C \leq Topr $< -20^{\circ}$ C.



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.3 **Power-on Reset Circuit Electrical Characteristics**



I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode) Figure 5.6

Table 5.17 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard		Unit
				Min.	Тур.	Max.	
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	12	20	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	10	16	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	7		mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5.5	ı	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4.5		mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	6	12	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5		mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	=	150	400	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	-	150	400	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	-	35	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	30	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	18	55	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	2.3	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.7	_	μА

Table 5.21 Serial Interface

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	200	-	ns	
tW(CKH)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	=	ns	
td(C-Q)	TXDi output delay time	=	50	ns	
th(C-Q)	TXDi hold time	0	=	ns	
tsu(D-C)	RXDi input setup time	50	=	ns	
th(C-D)	RXDi input hold time	_	ns		

i = 0 to 2




Figure 5.11 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.22 External Interrupt $\overline{\text{INTi}}$ (i = 0, 2, 3) Input

Symbol	Parameter		Standard		
Symbol	Faianietei	Min.	Max.	Unit	
tW(INH)	INTO input "H" width	250 ⁽¹⁾	-	ns	
tW(INL)	INTO input "L" width	250 ⁽²⁾	П	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.12 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Table 5.28 Serial Interface

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	300	=	ns	
tW(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	=	80	ns	
th(C-Q)	TXDi hold time	-	ns		
tsu(D-C)	RXDi input setup time 70 -				
th(C-D)	RXDi input hold time	-	ns		

i = 0 to 2




Figure 5.16 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.29 External Interrupt $\overline{\text{INTi}}$ (i = 0, 2, 3) Input

Symbol	Parameter		Standard		
Symbol	Falametei	Min.	Max.	Unit	
tW(INH)	INTO input "H" width	380(1)	-	ns	
tW(INL)	INTO input "L" width	-	ns		

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.17 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Table 5.30 Electrical Characteristics (5) [VCC = 2.2 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol	Fala	imetei	Condition		Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Except P2_0 to P2_7, XOUT	Iон = -1 mA		Vcc - 0.5	=	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	Iон = -2 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except P2_0 to P2_7, XOUT	IoL = 1 mA		=	=	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	IoL = 2 mA	=	=	0.5	V
			Drive capacity LOW	IOL = 1 mA	=	=	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	=	0.5	V
			Drive capacity LOW	ΙΟL = 50 μΑ	-	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, TRFI, RXDO, RXD1, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO			0.05	0.3	-	V
		RESET			0.05	0.15	-	V
lін	Input "H" current		VI = 2.2 V		_	-	4.0	μΑ
lıL	Input "L" current		VI = 0 V		_	-	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V		100	200	600	kΩ
RfXIN	Feedback resistance	XIN			-	5	_	МΩ
RfXCIN	Feedback resistance	XCIN			=	35	=	МΩ
VRAM	RAM hold voltage		During stop mod	е	1.8	_	_	V

^{1.} Vcc = 2.2 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

REVISION HISTORY

R8C/2A Group, R8C/2B Group Datasheet

Day	Dete		Description
Rev.	Date	Page	Summary
0.01	Apr 03, 2006	_	First Edition issued
0.10	Jun 26, 2006	All pages	Pin name revised $ {\sf CMP0_0} \to {\sf TRFO00}, {\sf CMP0_1} \to {\sf TRFO01}, {\sf CMP0_2} \to {\sf TRFO02}, \\ {\sf CMP1_0} \to {\sf TRFO10}, {\sf CMP1_1} \to {\sf TRFO11}, {\sf CMP1_2} \to {\sf TRFO12}, \\ {\sf TRFIN} \to {\sf TRFI} $
		2, 4	Table 1.1 Specifications for R8C/2A Group (1) and Table 1.3 Specifications for R8C/2B Group (1); I/O Ports: • Input-only: 3 pins → 2 pins revised Interrupts: • Internal: 17 sources → 23 sources revised
		3, 5	Table 1.2 Specifications for R8C/2A Group (2) and Table 1.4 Specifications for R8C/2B Group (2); ROM Correction Function deleted
		8	Figure 1.3 Block Diagram revised
		9	Figure 1.4 Pin Assignment (Top View) revised
		10, 11	Table 1.7 Pin Name Information by Pin Number (1) and Table 1.8 Pin Name Information by Pin Number (2) revised
		12, 13	Table 1.9 Pin Functions (1) and Table 1.10 Pin Functions (2) revised
		19	Table 4.1 SFR Information (1); • 0008h: Module Standby Control Register, MSTCR, 00h added • 001Ch: "00h" → "00h, 10000000b" revised • NOTE6 added
		20	Table 4.2 SFR Information (2); • 005Fh: Capture Interrupt Control Register, CAPIC, XXXXX000b added
		22	Table 4.4 SFR Information (4); • 00DCh: "00DDh" → "00DCh" revised • 00F5h: "XXXX00XXb" → "00h" revised
		23	Table 4.5 SFR Information (5); • 0105h: LIN Special Function Register, LINCR2, 00h added
		30	Table 4.12 SFR Information (12); • 02C2h, 02C3h: A/D Register 1, AD1, XXh deleted • 02C4h, 02C5h: A/D Register 2, AD2, XXh deleted • 02C6h, 02C7h: A/D Register 3, AD3, XXh deleted
		31	Package Dimensions; "Diagrams showing the latest package dimensions in the "Packages" section of the Renesas Technology website." added
0.20	Sep 15, 2006	31 to 54	5. Electrical Characteristics added
0.30	Dec 22, 2006	6	Table 1.5 and Figure 1.1 revised
		7	Table 1.6 and Figure 1.2 revised
		17	Figure 3.1 revised
		18	Figure 3.2 revised