

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Dataila	
Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3K x 8
/oltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212a8sdfa-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

1.2 Product List

Table 1.5 lists Product List for R8C/2A Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2A Group, Table 1.6 lists Product List for R8C/2B Group, and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/2B Group.

Table 1.5 Product List for R8C/2A Group

Current of Nov. 2007

Part No.	ROM Capacity	RAM Capacity	Package Type	Re	marks
R5F212A7SNFP	48 Kbytes	2.5 Kbytes	PLQP0064KB-A	N version	
R5F212A7SNFA	48 Kbytes	2.5 Kbytes	PLQP0064GA-A		
R5F212A7SNLG	48 Kbytes	2.5 Kbytes	PTLG0064JA-A		
R5F212A8SNFP	64 Kbytes	3 Kbytes	PLQP0064KB-A		
R5F212A8SNFA	64 Kbytes	3 Kbytes	PLQP0064GA-A		
R5F212A8SNLG	64 Kbytes	3 Kbytes	PLTG0064JA-A		
R5F212AASNFP	96 Kbytes	7 Kbytes	PLQP0064KB-A		
R5F212AASNFA	96 Kbytes	7 Kbytes	PLQP0064GA-A		
R5F212AASNLG	96 Kbytes	7 Kbytes	PLTG0064JA-A		
R5F212ACSNFP	128 Kbytes	7.5 Kbytes	PLQP0064KB-A		
R5F212ACSNFA	128 Kbytes	7.5 Kbytes	PLQP0064GA-A		
R5F212ACSNLG	128 Kbytes	7.5 Kbytes	PLTG0064JA-A		
R5F212A7SDFP	48 Kbytes	2.5 Kbytes	PLQP0064KB-A	D version	
R5F212A7SDFA	48 Kbytes	2.5 Kbytes	PLQP0064GA-A		
R5F212A8SDFP	64 Kbytes	3 Kbytes	PLQP0064KB-A		
R5F212A8SDFA	64 Kbytes	3 Kbytes	PLQP0064GA-A		
R5F212AASDFP	96 Kbytes	7 Kbytes	PLQP0064KB-A		
R5F212AASDFA	96 Kbytes	7 Kbytes	PLQP0064GA-A		
R5F212ACSDFP	128 Kbytes	7.5 Kbytes	PLQP0064KB-A		
R5F212ACSDFA	128 Kbytes	7.5 Kbytes	PLQP0064GA-A		
R5F212A7SNXXXFP	48 Kbytes	2.5 Kbytes	PLQP0064KB-A	N version	Factory
R5F212A7SNXXXFA	48 Kbytes	2.5 Kbytes	PLQP0064GA-A		programming
R5F212A7SNXXXLG	48 Kbytes	2.5 Kbytes	PTLG0064JA-A		product ⁽¹⁾
R5F212A8SNXXXFP	64 Kbytes	3 Kbytes	PLQP0064KB-A		
R5F212A8SNXXXFA	64 Kbytes	3 Kbytes	PLQP0064GA-A		
R5F212A8SNXXXLG	64 Kbytes	3 Kbytes	PLTG0064JA-A		
R5F212AASNXXXFP	96 Kbytes	7 Kbytes	PLQP0064KB-A		
R5F212AASNXXXFA	96 Kbytes	7 Kbytes	PLQP0064GA-A		
R5F212AASNXXXLG	96 Kbytes	7 Kbytes	PLTG0064JA-A		
R5F212ACSNXXXFP	128 Kbytes	7.5 Kbytes	PLQP0064KB-A		
R5F212ACSNXXXFA	128 Kbytes	7.5 Kbytes	PLQP0064GA-A		
R5F212ACSNXXXLG	128 Kbytes	7.5 Kbytes	PLTG0064JA-A		
R5F212A7SDXXXFP	48 Kbytes	2.5 Kbytes	PLQP0064KB-A	D version	
R5F212A7SDXXXFA	48 Kbytes	2.5 Kbytes	PLQP0064GA-A		
R5F212A8SDXXXFP	64 Kbytes	3 Kbytes	PLQP0064KB-A		
R5F212A8SDXXXFA	64 Kbytes	3 Kbytes	PLQP0064GA-A		
R5F212AASDXXXFP	96 Kbytes	7 Kbytes	PLQP0064KB-A		
R5F212AASDXXXFA	96 Kbytes	7 Kbytes	PLQP0064GA-A		
R5F212ACSDXXXFP	128 Kbytes	7.5 Kbytes	PLQP0064KB-A		
R5F212ACSDXXXFA	128 Kbytes	7.5 Kbytes	PLQP0064GA-A		

NOTE:

1. The user ROM is programmed before shipment.



1.4 Pin Assignment

Figure 1.4 shows 64-pin LQFP Package Pin Assignment (Top View). Figure 1.5 shows 64-pin FLGA Package Pin Assignment (Top Perspective View). Tables 1.7 and 1.8 outlines the Pin Name Information by Pin Number.




Figure 1.4 64-pin LQFP Package Pin Assignment (Top View)

Pin Name Information by Pin Number (1) Table 1.7

1	Control Pin	Port					odules	
		. 511	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter
1		P3_3				SSI		
2		P3_4				SCS	SDA	
3	MODE							
4	XCIN	P4_3						
5	XCOUT	P4_4						
6	RESET							
7	XOUT	P4_7						
8 \	VSS/AVSS							
9	XIN	P4_6						
10 V	/CC/AVCC							
11		P5_4		TRCIOD				
12		P5_3		TRCIOC				
13		P5_2		TRCIOB				
14		P5_1		TRCIOA/TRCTRG				
15		P5_0		TRCCLK				
16		P2_7		TRDIOD1				
17		P2_6		TRDIOC1				
18		P2_5		TRDIOB1				
19		P2_4		TRDIOA1				
20		P2_3		TRDIOD0				
21		P2_2		TRDIOC0				
22		P2_1		TRDIOB0				
23		P2_0		TRDIOA0/TRDCLK				
24		P1_7	ĪNT1	TRAIO				
25		P1_6			CLK0			
26		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
27		P1_4	()	()	TXD0			
28		P8_6						
29		P8_5		TRFO12				
30		P8_4		TRFO11				
31		P8_3		TRFO10/TRFI				
32		P8_2		TRFO02				
33		P8_1		TRFO01				
34		P8_0		TRFO00				
35		P6_0		TREO				
36		P4_5	ĪNT0	ĪNT0				
37		P6_6	INT2		TXD1			
38		P6_7	ĪNT3		RXD1			
39		P6_5	-		(CLK1) ⁽¹⁾ / CLK2			
40		P6_4			RXD2			
41		P6_3			TXD2			
42		P3_1		TRBO				
43		P3_0		TRAO				
44		P3_6	(INT1) ⁽¹⁾					
45		P3_2	(INT2)(1)					

1. Can be assigned to the pin in parentheses by a program.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/2A Group

Figure 3.1 is a Memory Map of R8C/2A Group. The R8C/2A group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2A Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers.

Table 4.1 SFR Information (1)⁽¹⁾

Address	Register	Symbol	After reset
0000h	-		
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Operation Enable Register	MSTCR	00h
0009h	Module Operation Enable Register	WO FOR	0011
000Ah	Protect Register	PRCR	00h
000Rh	Trotoct register	T NON	0011
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000En	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0010II	Address Match Interrupt Register 0	KWADO	00h
0011h			00h
0012H	Address Match Interrupt Enable Register	AIER	00h
0013h	Address Match Interrupt Enable Register Address Match Interrupt Register 1	RMAD1	00h
0014h 0015h	Audress Match Interrupt Register 1	KIVIAU I	00h
0015h	-		
			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
			1000000b ⁽⁶⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	1	0.000	
0023h			1
002An	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Dh	High-Speed On-Chip Oscillator Control Register 7	FRA7	When Shipping
002011	Tringir opood on only obtained control fregister /	11100	vviich onipping
0030h	†		i
0030h	Voltage Detection Register 1 ⁽²⁾	VCA1	00001000b
0031h	Voltage Detection Register 1(2) Voltage Detection Register 2 ⁽²⁾	VCA1	
003211	voltage Detection Register 2(2)	VCAZ	00h ⁽³⁾
			00100000b ⁽⁴⁾
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register ⁽⁵⁾	VW1C	00001000b
0037h	Voltage Monitor 2 Circuit Control Register ⁽⁵⁾	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register ⁽²⁾	VW0C	0000X000b ⁽³⁾
555011	Totago monitor o onoun control Negister		
00001-			0100X001b ⁽⁴⁾
0039h			
003Ah			
2225.			
003Eh			
003Fh	1	1	

X: Undefined

- The blank regions are reserved. Do not access locations in these regions.
- Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. The LVD0ON bit in the OFS register is set to 1 and hardware reset.
- Power-on reset, voltage monitor 0 reset, or the LVD00N bit in the OFS register is set to 0 and hardware reset.
- Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3. The CSPROINI bit in the OFS register is set to 0.



SFR Information (3)⁽¹⁾ Table 4.3

Address	Register	Symbol	After reset
0080h	register	Cymbol	Atter reset
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh 009Ch			
009Ch			
009Eh			
009EH			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	UOTB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh			XXh
00B0h 00B1h			
00B2h 00B3h			
00B3h			
00B4H			
00B6h			
00B0H			
00B8h	SS Control Register H / IIC bus Control Register 1 ⁽²⁾	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register ⁽²⁾	SSMR / ICMR	00011000b
00BAII	SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾	SSER / ICIER	00011000B
00BCh		SSSR / ICSR	00h / 0000X000b
	SS Status Register / IIC bus Status Register ⁽²⁾	SSMR2/SAR	00h
00BDh	SS Mode Register 2 / Slave Address Register ⁽²⁾		
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register ⁽²⁾	SSTDR / ICDRT	FFh
00BFh	SS Receive Data Register / IIC bus Receive Data Register ⁽²⁾	SSRDR / ICDRR	FFh

- X: Undefined
 NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.
 2. Selected by the IICSEL bit in the PMR register.

SFR Information (7)⁽¹⁾ Table 4.7

Address	Register	Symbol	After reset
0180h	register	Symbol	Aitei ieset
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh	-		
01AEh	-		
01AFh	-		
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h			40000001//
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h		51100	
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (11)⁽¹⁾ **Table 4.11**

Address	Register	Symbol	After reset
0280h	Negistei	Symbol	Aiter reset
0281h			
0282h			
0283h			
0284h			
0285h			
0286h			
0287h			
0288h			
0289h			
028Ah			
028Bh			
028Ch			
028Dh			
028Eh			
028Fh			
0290h	Timer RF Register	TRF	00h
0291h			00h
0292h			
0293h			
0293h			
0294H 0295h			
0295h 0296h			
0296h 0297h			
029/11			
0298h			
0299h		TDEOD	
029Ah	Timer RF Control Register 0	TRFCR0	00h
029Bh	Timer RF Control Register 1 Capture / Compare 0 Register	TRFCR1	00h
029Ch	Capture / Compare 0 Register	TRFM0	0000h ⁽²⁾
029Dh			FFFFh ⁽³⁾
029Eh	Compare 1 Register	TRFM1	FFh
029Fh			FFh
02A0h			
02A1h			
02A2h			
02A3h			
02A4h			
02A5h			
02A6h			
02A7h			
02A8h			
02A9h			
02A9II 02AAh			
02ABh			
02ACh			
02ADh			
02AEh			
02AFh			
02B0h			
02B1h			
02B2h			
02B3h			
02B4h			
02B5h			
02B6h			
02B7h		<u> </u>	
02B8h			
02B9h			
02BAh			
02BBh			
02BCh			
02BDh			
02BEh			
02BFh			
<u> </u>			

- The blank regions are reserved. Do not access locations in these regions.
 After input capture mode.
 After output compare mode.

SFR Information (12)⁽¹⁾ **Table 4.12**

A 1.1			A 60
Address	Register	Symbol	After reset
02C0h	A/D Register 0	AD0	XXh
02C1h			XXh
02C2h			
02C3h			
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h			
02CAh			
02CBh			
02CCh			
02CDh			
02CEh			
02CFh			
02D0h			
02D1h			
02D2h			
02D3h	A/D Control Devictor 0	ABOOMO	000040001
02D4h	A/D Control Register 2	ADCON2	00001000b
02D5h	A/D Control Deviator 0	ADCONO	000000445
02D6h	A/D Control Register 0	ADCON0	00000011b
02D7h	A/D Control Register 1	ADCON1	00h
02D8h			
02D9h			
02DAh			
02DBh			
02DCh			
02DDh			
02DEh			
02DFh			
02E0h			
02E1h			
02E2h			
02E3h	D (DOD) if D (i	220	
02E4h	Port P8 Direction Register	PD8	00h
02E5h	D + D0 D		No.
02E6h	Port P8 Register	P8	XXh
02E7h			
02E8h			
02E9h			
02EAh			
02EBh			
02ECh			
02EDh			
02EEh			
02EFh			
02F0h			
02F1h			
02F2h			
02F3h			
02F4h			
02F5h			
02F6h			
02F7h			
02F8h			
02F9h			
02FAh			
02FBh			
02FCh	Pull-Up Control Register 2	PUR2	XXX00000b
02FDh			
02FEh			
02FFh	Timer RF Output Control Register	TRFOUT	00h
	To c. F. c. 0.1 (D.) (1050	[4] (6)
FFFFh	Option Function Select Register	OFS	(Note 2)

X: Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Electrical Characteristics 5.

The electrical characteristics of N version (Topr = -20° C to 85° C) and D version (Topr = -40° C to 85° C) are listed below.

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version (Topr = -20°C to 105°C).

Table 5.1 **Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	700	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

Cymahal	Daramatar	Conditions		Standa	ard	Lloit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance ⁽²⁾	R8C/2A Group	100(3)	-	-	times
		R8C/2B Group	1,000(3)	-	-	times
-	Byte program time		ī	50	400	μS
=	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		=	=	97+CPU clock × 6 cycles	μS
=	Interval from erase start/restart until following suspend request		650	-	-	μS
_	Interval from program start/restart until following suspend request		0	=	-	ns
=	Time from suspend until program/erase restart		=	=	3+CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	-	5.5	V
=	Program, erase temperature		0	-	60	°C
=	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	=	year

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.6 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Stand	ard	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance ⁽²⁾		10,000(3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		=	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		=	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	-	ns
_	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	_	5.5	V
=	Program, erase temperature		-20(8)	-	85	°C
_	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	_	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.


However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 3.10 Fower-on Neset Circuit, voltage Wollitor o Neset Electrical Circuitation (1)	Table 5.10	Power-on Reset Circuit.	, Voltage Monitor 0 Reset Electrical Characteristics(3)
---	-------------------	-------------------------	---

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		_	_	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	_	Vdet0	V
trth	External power Vcc rise gradient(2)		20	-	-	mV/msec

- 1. The measurement condition is $T_{OPT} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. This condition (external power VCC rise gradient) does not apply if $Vcc \ge 1.0 \text{ V}$.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 85°C, maintain tw(por1) for 3,000 s or more if -40°C ≤ Topr < -20°C.</p>



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.14 Timing Requirements of Clock Synchronous Serial I/O with Chip Select(1)

Symbol	Parameter		Conditions Min		Stand	I India	
				Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time			4	1	=	tcyc(2)
tHI	SSCK clock "H" width			0.4	_	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	1	0.6	tsucyc
trise	SSCK clock rising	Master		=	_	1	tcyc(2)
	time	Slave		-	1	1	μS
tFALL	SSCK clock falling time	Master		=	_	1	tcyc(2)
		Slave		-	_	1	μS
tsu	SSO, SSI data input setup time			100	1	-	ns
tH	SSO, SSI data input hold time			1	_	=	tcyc(2)
tLEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns
tLAG	SCS hold time	Slave		1tcyc + 50	=	=	ns
top	SSO, SSI data output delay time			=	1	1	tcyc(2)
tsa	SSI slave access time	SSI slave access time		-	1	1.5tcyc + 100	ns
				-	_	1.5tcyc + 200	ns
tor	SSI slave out open til	me	2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns
			2.2 V ≤ Vcc < 2.7 V	-	=	1.5tcyc + 200	ns

Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 1. tcvc = 1/f1(s)

Table 5.16 Electrical Characteristics (1) [Vcc = 5 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P2_0 to P2_7,	Iон = -5 mA		Vcc - 2.0	_	Vcc	V
		XOUT	Іон = -200 μА		Vcc - 0.5	-	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	Iон = -20 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	Iон = -5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	IOH = -500 μA	Vcc - 2.0	_	Vcc	V
Vol	Output "L" voltage	Except P2_0 to P2_7,	IoL = 5 mA		-	_	2.0	V
		XOUT	IoL = 200 μA		-	_	0.45	V
		P2_0 to P2_7	Drive capacity HIGH	IoL = 20 mA	-	_	2.0	V
			Drive capacity LOW	IoL = 5 mA	-	_	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	_	2.0	V
			Drive capacity LOW	IoL = 500 μA	-	_	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, TRFI, RXD0, RXD1, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO			0.1	0.5	_	V
		RESET			0.1	1.0	-	V
Іін	Input "H" current		VI = 5 V		_	_	5.0	μΑ
lıL	Input "L" current		VI = 0 V		_	_	-5.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			-	1.0	_	МΩ
RfXCIN	Feedback resistance	XCIN			=	18	-	МΩ
VRAM	RAM hold voltage	•	During stop mode		1.8	-	_	V

^{1.} Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.28 Serial Interface	erface
-----------------------------	--------

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	300	=	ns	
tW(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	=	80	ns	
th(C-Q)	TXDi hold time 0 -				
tsu(D-C)	RXDi input setup time 70 -				
th(C-D)	RXDi input hold time 90 -				

i = 0 to 2




Figure 5.16 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.29 External Interrupt $\overline{\text{INTi}}$ (i = 0, 2, 3) Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tW(INH)	INTO input "H" width	-	ns		
tW(INL)	INT0 input "L" width 380 ⁽²⁾ -				

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.17 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Table 5.31 Electrical Characteristics (6) [Vcc = 2.2 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol				Min.	Тур.	Max.	Offic
Icc	(Vcc = 2.2 to 2.7 V) clock mode High-speed on-chip oscillator off	Low-speed on-chip oscillator on = 125 kHz No division	-	2.5	_	mA	
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1	=	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	4	ı	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7		mA
		Low-speed on- chip oscillator High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz	High-speed on-chip oscillator off	-	110	300	μΑ
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	-	125	350	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	-	27		μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	20	60	μΑ
	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	12	40	μА		
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	2.8	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	1.9	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.6	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.60	_	μА

REVISION HISTORY	R8C/2A Group, R8C/2B Group Datasheet
------------------	--------------------------------------

Rev.	Date		Description
Nev.	Nev. Date		Summary
2.00	Oct 17, 2007	33	Table 5.1; Pd: Rated Value "TBD" → "700" revised, "NOTE1" added
		59	Package Dimensions "PTLG0064JA-A (64F0G) package" added
2.10	Nov 26, 2007	2, 4	Table 1.1, Table 1.3 Clock: "Real-time clock (timer RE)" added
		6, 7	Table 1.5 and Figure 1.1 revised
		8, 9	Table 1.6 and Figure 1.2 revised
		20, 21	Figure 3.1 and Figure 3.2 revised
		22	Table 4.1 002Ch: High-Speed On-Chip Oscillator Control Register 7 added
		35	Table 5.2 NOTE2 revised
		41	Table 5.11 revised

All trademarks and registered trademarks are the property of their respective owners.