

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
	Activo
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3K x 8
/oltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212a8snfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# R8C/2A Group, R8C/2B Group RENESAS MCU

REJ03B0182-0210 Rev.2.10 Nov 26, 2007

#### 1. Overview

#### 1.1 Features

The R8C/2A Group and R8C/2B Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2B Group has on-chip data flash (1 KB  $\times$  2 blocks).

The difference between the R8C/2A Group and R8C/2B Group is only the presence or absence of data flash. Their peripheral functions are the same.

#### 1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



Page 1 of 60

Specifications for R8C/2A Group (2) Table 1.2

Item	Function	Specification
Serial	UARTO, UART1,	Clock synchronous serial I/O/UART x 3
Interface	UART2	
Clock Synchro	nous Serial I/O with	1 (shared with I <sup>2</sup> C-bus)
Chip Select (S	SU)	
I <sup>2</sup> C bus <sup>(1)</sup>		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function
D/A Converter		8-bit resolution × 2 circuits
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V
		Programming and erasure endurance: 100 times
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
Operating Fred	quency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V)
Voltage		f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V)
Current consur	motion	1(XIN) = 5 MHZ (VCC = 2.2 to 5.5 V) 12  mA (VCC = 5.0 V, f(XIN) = 20 MHz)
Current consul	приоп	5.5 mA (VCC = 3.0 V, f(XIN) = 20 MHz)
		2.1 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))
		$0.65 \mu\text{A} (\text{VCC} = 3.0 \text{V}, \text{stop mode})$
Operating Amb	pient Temperature	-20 to 85°C (N version)
		-40 to 85°C (D version) <sup>(2)</sup>
		-20 to 105°C (Y version) <sup>(3)</sup>
Package		64-pin LQFP
		Package code: PLQP0064KB-A (previous code: 64P6Q-A)
		Package code: PLQP0064GA-A (previous code: 64P6U-A)
		64-pin FLGA
		Package code: PTLG0064JA-A (previous code: 64F0G)

- I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
   Specify the D version if D version functions are to be used.
   Please contact Renesas Technology sales offices for the Y version.

Specifications for R8C/2B Group (2) Table 1.4

Item	Function	Specification				
Serial	UARTO, UART1,	Clock synchronous serial I/O/UART x 3				
Interface	UART2					
	nous Serial I/O with	1 (shared with I <sup>2</sup> C-bus)				
Chip Select (S	SU)					
I <sup>2</sup> C bus <sup>(1)</sup>		1 (shared with SSU)				
LIN Module		Hardware LIN: 1 (timer RA, UART0)				
A/D Converter		10-bit resolution x 12 channels, includes sample and hold function				
D/A Converter		8-bit resolution x 2 circuits				
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V				
		Programming and erasure endurance: 10,000 times (data flash)				
		1,000 times (program ROM)				
		<ul> <li>Program security: ROM code protect, ID code check</li> </ul>				
		<ul> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>				
Operating Fred	uency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V)				
Voltage		f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V)				
Current consur	nntion	12 mA (VCC = 5.0 V, f(XIN) = 20 MHz)				
Current consui	прион	5.5 mA (VCC = 3.0 V, f(XIN) = 20 MHz)				
		2.1 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))				
		$0.65 \mu\text{A} (\text{VCC} = 3.0 \text{V}, \text{stop mode})$				
Operating Amb	ent Temperature	-20 to 85°C (N version)				
		-40 to 85°C (D version) <sup>(2)</sup>				
		-20 to 105°C (Y version) <sup>(3)</sup>				
Package		64-pin LQFP				
		Package code: PLQP0064KB-A (previous code: 64P6Q-A)				
		Package code: PLQP0064GA-A (previous code: 64P6U-A)				
		64-pin FLGA				
		Package code: PTLG0064JA-A (previous code: 64F0G)				

- I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
   Specify the D version if D version functions are to be used.
   Please contact Renesas Technology sales offices for the Y version.

### 1.3 Block Diagram

Figure 1.3 shows a Block Diagram.




Figure 1.3 Block Diagram

#### 1.4 Pin Assignment

Figure 1.4 shows 64-pin LQFP Package Pin Assignment (Top View). Figure 1.5 shows 64-pin FLGA Package Pin Assignment (Top Perspective View). Tables 1.7 and 1.8 outlines the Pin Name Information by Pin Number.




Figure 1.4 64-pin LQFP Package Pin Assignment (Top View)

Table 1.7 Pin Name Information by Pin Number (1)

Pin				I/O Pin Fund	tions for of P	eripheral M	lodules	
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter
1		P3_3				SSI		
2		P3_4				SCS	SDA	
3	MODE							
4	XCIN	P4_3						
5	XCOUT	P4_4						
6	RESET							
7	XOUT	P4_7						
8	VSS/AVSS							
9	XIN	P4_6						
10	VCC/AVCC							
11		P5_4		TRCIOD				
12		P5_3		TRCIOC				
13		P5_2		TRCIOB				
14		P5_1		TRCIOA/TRCTRG				
15		P5_0		TRCCLK				
16		P2_7		TRDIOD1				
17		P2_6		TRDIOC1				
18		P2_5		TRDIOB1				
19		P2_4		TRDIOA1				
20		P2_3		TRDIOD0				
21		P2_2		TRDIOC0				
22		P2_1		TRDIOB0				
23		P2_0		TRDIOA0/TRDCLK				
24		P1_7	INT1	TRAIO				
25		P1_6			CLK0			
26		P1_5	(INT1) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0			
27		P1_4	(11411)	(110110)(7	TXD0			
28		P8_6			TADO			
29		P8_5		TRFO12				
30		P8_4		TRFO11				
31		P8_3		TRFO10/TRFI				
32		P8_2		TRFO02				
33		P8_1		TRFO01				
34		P8_0		TRFO00				
35		P6_0		TREO				
36		P4_5	INITO					
37		P4_5 P6_6	INTO	INT0	TXD1			
38		P6_7	INT2		RXD1			
39		P6_5	INT3		(CLK1) <sup>(1)</sup> /			
40		P6_4			CLK2 RXD2			
41		P6_3	1		TXD2			
42		P3_1		TRBO	INDL			
42		P3_1 P3_0		TRAO				
43		P3_0 P3_6	(INT1) <sup>(1)</sup>	INAU				
45		P3_2	(INT2)(1)					
. •			\ <u>-</u> //					<u> </u>

1. Can be assigned to the pin in parentheses by a program.

Table 1.8 Pin Name Information by Pin Number (2)

Ī				I/O Pin Funct	tions for of Pe	eripheral Mo	odules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter
46		P1_3	KI3					AN11
47		P1_2	KI2					AN10
48		P1_1	KI1					AN9
49		P1_0	KI0					AN8
50		P0_0						AN7
51		P0_1						AN6
52		P0_2						AN5
53		P0_3						AN4
54		P0_4						AN3
55		P6_2						
56		P6_1						
57		P0_5			CLK1			AN2
58		P0_6						AN1/DA0
59	VSS/AVSS							
60		P0_7						AN0/DA1
61	VREF	·						
62	VCC/AVCC							
63		P3_7				SSO		
64		P3_5				SSCK	SCL	

#### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

#### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

#### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

#### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



#### 3.2 R8C/2B Group

Figure 3.2 is a Memory Map of R8C/2B Group. The R8C/2B group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/2B Group

SFR Information (9)<sup>(1)</sup> Table 4.9

0200h   0202h   0202	Address	Register	Symbol	After reset
0201h   0202h   0203h   0203	Address	Register	Symbol	Aitel leset
0202h 0203h 0204h 0205h 0206h 0206h 0208h 021h 021h 021h 021h 021h 021h 021h 021	0200H			
6203h         0205h           6208h         0205h           6207h         0205h           6207h         0205h           6208h         0205h           6210h         021h           621h         021h           622h         021h           622h         022h	020111 0202h			
0204h	0202H			
0205h 0207h 0207h 0207h 0208h 0218h 0228h	0203H			
0206h 0207h 0208h 0209h 0204h 0208h 0208h 0208h 0208h 0208h 020Ch 0208h 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 020Th 020Th 021h 021h 021h 021h 021h 021h 021h 021	0204H			
0207h 0208h 0208h 0200h 0200h 0200h 0200h 0200h 0200h 0200h 0200h 0201h 021d 021d 021d 021d 021d 021d 021d 021d	020311			
0208h 0204h 0204h 0206h 0206h 0206h 0206h 0206h 0206h 0206h 0206h 0210h 0210h 0211h 0211h 0212h 0213h 0214h 0214h 0215h 0216h 0216h 0217h 0216h 0217h 0218h 0217h 0218h 0228h 0238h 0238h 0238h 0238h 0238h 0238h 0238h	020011			
0208h 0208h 0208h 0200h 0200h 0200h 020ft 020ft 0210h 021th 021th 021th 021sh 022sh	0207h			
020Ah 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 0210h 0211h 0211h 0212h 0213h 0214h 0217h 0218h 0217h 0218h 0219h 0219h 0219h 0219h 021H 0212h 0219h 0219h 0219h 0219h 0219h 0210h 0210h 0210h 0210h 021Ch 0	0208h			
0208h	0209h			
020Ch	020An			
0200h 020Fh 020Fh 0210h 0211h 0211h 0212h 0213h 0214h 0214h 0215h 0215h 0218h 0219h 0219h 0219h 0219h 0219h 0211h 0211h 0212h 021A	020Bn			
020Eh         (20Th           0210h         (210h           0211h         (212h           0213h         (214h           0216h         (216h           0216h         (216h           0217h         (217h           0218h         (218h           0219h         (219h           0210h         (210h           0210h         (210h           0210h         (210h           0210h         (210h           0211h         (210h           0212h         (220h           022th         (220h           022th         (222h           022th <td>020Ch</td> <td></td> <td></td> <td></td>	020Ch			
020Fh 0210h 0211h 0211h 0213h 0213h 0213h 0216h 0216h 0216h 0216h 0217h 0218h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0210h 0220h 0220h 0220h 0222h 0223h 0233h 0233h 0233h	020Dh			
0210h 0212h 0212h 0213h 0214h 0215h 0215h 0216h 0217h 0218h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0210h 0210h 0210h 0210h 0210h 0211h 0212h 0221h 0222h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0228h 0238h 0238h 0238h 0238h				
0211h 0213h 0213h 0214h 0215h 0215h 0215h 0217h 0218h 0217h 0218h 0219h 0218h 0219h 0218h 0219h 0218h 0219h 0218h 0219h 0210h 0210h 0210h 0210h 0210h 0210h 0220h 0220h 0222h 0222h 0222h 022h 0	020Fh			
0212h 0213h 0214h 0214h 0216h 0217h 0217h 0218h 0219h 0219h 0219h 021h 021h 021h 021h 021h 021h 021h 021	0210h			
0213h	0211h			
0214h 0215h 0216h 0217h 0217h 0218h 0219h 0219h 0218h 0210h 021Dh 021Dh 021Dh 021Dh 0221h 0220h 0221h 0222h 022h 022h 022h	0212h			
0216h 0217h 0218h 0219h 0219h 0218h 0219h 0218h 0218h 0210h 0211h 0211h 0211h 0212h 0212h 0212h 0212h 0212h 022h 02	0213h			
0216h 0217h 0218h 0219h 0219h 0218h 0218h 0216h 0216h 0216h 021Ch 021Dh 021Eh 0220h 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0222h 0222h 0222h 0226h 0227h 0228h 0227h 0228h 0228h 0227h 0228h				
0217h 0218h 0219h 0218h 0218h 021Bh 021Ch 021Ch 021Eh 021Eh 0221Fh 0222h 0221h 0222h 0223h 0223h 0223h 0228h 0233h 0233h 0234h 0235h 0233h 0234h 0238h	0215h			
0218h 021Ah 021Bh 021Ah 021Bh 021Ch 021Ch 021Ch 021Eh 021Eh 021Eh 022Ph 022N 022N 022N 022Sh 022Sh 022Sh 022Sh 022Ph 023Ph	0216h			
0219h 0218h 021Ch 021Ch 021Eh 021Eh 021Eh 0220h 0221h 0222h 0221h 0222h 0225h 0222h 0223h 0222h 0222h 0222h 0222h 0222h 0222h 0223h 0222h 0223h 0223h 0223h 0223h 0226h 022Ch 022Dh 022Ch 022Dh 022Ch 022Bh 022Ch 022Ch 022Bh 022Ch	0217h			
0218h 021Ch 021Dh 021Eh 021Eh 021Eh 022Th 022Th 022th 022th 022th 022sh 022sh 022sh 022sh 022sh 022sh 022sh 022fb 022fb 022fb 022fb 022fb 022fb 023fb 023h 023h 023h 023h 023h 023h 023h 023h	0218h			
021bh 021Ch 021Eh 021Eh 0220h 0221h 0221h 0222h 0222h 0222h 0223h 0225h 0225h 0228h 023h 023h 023h 023h 023h 023h 023h 023	0219h			
021Dh 021Eh 021Fh 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0224h 0226h 0226h 0227h 0228h 0228h 0228h 0228h 0228h 0229h 0229h 0221h 0222h 0221h 0223h 023h 023h 023h 023h 023h 023h 02	021Ah			
021Dh 021Eh 021Fh 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0224h 0226h 0226h 0227h 0228h 0228h 0228h 0228h 0228h 0229h 0229h 0221h 0222h 0221h 0223h 023h 023h 023h 023h 023h 023h 02	021Bh			
021Eh 021Eh 021Fh 022th 022th 022th 022sh 022sh 022sh 022sh 022sh 022sh 022ph	021Ch			
021Fh 0220h 0221h 0222h 0222h 0223h 0224h 0225h 0226h 0226h 0227h 0228h 0229h 0229h 0229h 0222h 0222h 0222h 0222h 0223h 0230h 0231h 0232h 0232h 0233h 0233h 0233h 0233h 0233h 0233h 0238h	021Dh			
021h 022h 022h 022h 022h 022h 022h 022h	021Eh			
0220h 0221h 0222h 0223h 0224h 0225h 0226h 0227h 0228h 0229h 0229h 0222h 0222h 0222h 0222h 0222h 0222h 0222h 0233h 0233h 0331h 0332h 0333h 0334h 0335h 0336h 0337h 0338h 0233h	021Fh			
0221h         0223h         0224h         0225h         0226h         0227h         0228h         0229h         022Bh         022Dh         022Ch         022Ph         022Ph         022Ph         022Ph         023h	0220h			
0222h       0224h         0225h          0226h          0227h          0228h          0229h          022bh          022ch          022ph          023ph          023h	0221h			
0224h 0225h 0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Eh 022Eh 0230h 0231h 0233h 0233h 0234h 0233h 0234h 0235h 0235h 0237h 0238h 0237h 0238h 0238h 0238h 0238h 0239h 0238h 0238h 0238h 0239h 0238h	0222h			
0224h 0226h 0227h 0228h 0228h 0222h 022Ah 022Bh 022Ch 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0233h 0233h 0234h 0238h 0237h 0238h 0237h 0238h	0223h			
0225h 0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0235h 0237h 0238h 0238h 0239h 0238h 0239h	0224h			
0227h            0228h            0229h            022Ah            022Bh            022Ch            022Dh            022Fh            0230h            0231h            0232h            0233h            0235h            0236h            0237h            0239h            0239h            023Bh            023Ch            023Dh	0225h			
0228h 0228h 0228h 0228h 0228h 0228h 022Ch 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0233h 0233h 0234h 0234h 0235h 0236h 0237h 0238h 0238h 0238h 0239h 0230h 0231h 0231h 0231h	0226h			
0228h       022Ah         022Bh       022Bh         022Ch       02Dh         022Eh       02Eh         022Fh       023Ah         0231h       0232h         0233h       0233h         0234h       0235h         0236h       0237h         0237h       0238h         0239h       023Ah         0238h       023Ah         023Bh       023Ch         023Dh       023Ch	0227h			
0229h         022Bh         022Ch         022Dh         022Fh         0230h         0231h         0232h         0233h         0234h         0235h         0236h         0237h         0238h         0239h         023Ah         023Ah         023Bh         023Ch         023Ch	0227H			
022Ah         022Bh         022Ch         022Dh         022Fh         0230h         0231h         0232h         0233h         0234h         0235h         0236h         0237h         0238h         023Ah         023Ah         023Bh         023Ch         023Dh	0220h			
022Bh       022Ch         022Dh       022Eh         022Fh       0230h         0231h       0232h         0232h       0233h         0234h       0235h         0236h       0237h         0238h       0239h         023Ah       023Ah         023Ah       023Ah         023Ah       023Ah         023Bh       023Ch         023Ch       023Dh	0223h			
022Ch       022Dh         022Eh       022Fh         0230h       0231h         0232h       0233h         0234h       0235h         0236h       0237h         0237h       0238h         0239h       023Ah         023Bh       023Bh         023Ch       023Ch         023Dh       023Dh	022AII			
022Dh         022Fh         0230h         0231h         0232h         0233h         0234h         0235h         0236h         0237h         0238h         0239h         023Ah         023Bh         023Ch         023Dh	022DII	<del> </del>		
022Eh       022Fh         0230h       0231h         0232h       0233h         0234h       0235h         0236h       0237h         0238h       0239h         0239h       023Ah         023Bh       023Bh         023Ch       023Dh	022Dh	<del> </del>		
022Fh       0230h       0231h       0232h       0233h       0234h       0235h       0236h       0237h       0238h       0239h       023Ah       023Bh       023Ch       023Dh	022DII	<del> </del>		
0230h         0231h         0232h         0233h         0234h         0235h         0236h         0237h         0238h         0239h         023Ah         023Bh         023Ch         023Dh	022EII			
0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0237h 0238h 0239h 0239h 023Ah 023Ah 023Ah 023Ah 023Bh 023Ch	022FN			
0232h 0233h 0234h 0235h 0235h 0236h 0237h 0238h 0238h 0239h 023Ah 023Bh 023Ah 023Bh 023Bh 023Bh 023Bh 023Ch	023UN			
0233h 0234h 0235h 0236h 0237h 0238h 0239h 0239h 023Ah 023Bh 023Bh 023Bh 023Bh 023Ch 023Dh	U231N			
0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Ah 023Bh 023Ch 023Dh				
0235h 0236h 0237h 0238h 0239h 0238h 0238h 023Ah 023Bh 023Bh 023Ch 023Dh				
0236h 0237h 0238h 0239h 023Ah 023Bh 023Bh 023Ch 023Dh				
0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	0235h			
0238h 0239h 023Ah 023Bh 023Ch 023Dh				
0239h 023Ah 023Bh 023Ch 023Dh	0237h			
023Ah 023Bh 023Ch 023Dh	0238h			
023Bh 023Ch 023Dh				
023Bh 023Ch 023Dh	023Ah			
023Ch 023Dh	023Bh			
023Dh	023Ch			
	023Dh			
023Eh	023Eh			
023Fh	00055			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

**Table 4.12** SFR Information (12)<sup>(1)</sup>

Address	Register	Symbol	After reset
02C0h	A/D Register 0	AD0	XXh
02C1h			XXh
02C2h			
02C3h			
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h 02CAh			
02CBh			+
02CCh			
02CDh			
02CEh			
02CFh			
02D0h			
02D1h			
02D2h			
02D3h	LA/D Control Desister C	ADCONG	000040001-
02D4h 02D5h	A/D Control Register 2	ADCON2	00001000b
02D5f1	A/D Control Register 0	ADCON0	00000011b
02D7h	A/D Control Register 1	ADCON1	00h
02D8h	77 D Control (Cegister 1	ABOON	0011
02D9h			
02DAh			
02DBh			
02DCh			
02DDh			
02DEh			
02DFh			
02E0h 02E1h			
02E1f1			
02E3h			+
02E4h	Port P8 Direction Register	PD8	00h
02E5h	· · · · · · · · · · · · · · · · · · ·	. = 4	
02E6h	Port P8 Register	P8	XXh
02E7h			
02E8h			
02E9h			
02EAh			
02EBh 02ECh			
02EDh			+
02EEh		+	
02EFh			
02F0h			
02F1h			
02F2h			
02F3h			
02F4h			
02F5h			
02F6h			
02F7h 02F8h			+
02F9h			
02FAh		+	
02FBh		1	
02FCh	Pull-Up Control Register 2	PUR2	XXX00000b
02FDh			
02FEh			
02FFh	Timer RF Output Control Register	TRFOUT	00h
FFFFh	Option Function Select Register	OFS	(Note 2)

X: Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Table 5.2	Recommended	Operating	Conditions
-----------	-------------	-----------	------------

Cumbal		Parameter Conditions Standard			Unit		
Symbol	'	rarameter	Conditions	Min.	Тур.	Max. 5.5	Onit
Vcc/AVcc	Supply voltage			2.2	-	5.5	V
Vss/AVss	Supply voltage			_	0	-	V
VIH	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		=	=	-240	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		_	-	-120	mA
IOH(peak)		Except P2_0 to P2_7		-	-	-10	mA
	current	P2_0 to P2_7		-	-	-40	mA
IOH(avg)	Average output	Except P2_0 to P2_7		-	=	-5	mA
	"H" current	P2_0 to P2_7		_	-	-20	mA
IOL(sum)	Peak sum output "L" current	Sum of all pins IOL(peak)		=	=	240	mA
IOL(sum)	Average sum output "L" current	Sum of all pins IOL(avg)		=	=	120	mA
IOL(peak)	Peak output "L"	Except P2_0 to P2_7		-	_	10	mA
	current	P2_0 to P2_7		_	-	40	mA
IOL(avg)	Average output	Except P2_0 to P2_7		-	=	5	mA
	"L" current	P2_0 to P2_7		_	-	20	mA
f(XIN)	XIN clock input osc	cillation frequency	3.0 V ≤ Vcc ≤ 5.5 V	0	-	20	MHz
			2.7 V ≤ Vcc < 3.0 V	0	=	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	=	5	MHz
f(XCIN)	XCIN clock input of	scillation frequency	2.2 V ≤ Vcc ≤ 5.5 V	0	=	70	kHz
_	System clock	OCD2 = 0	3.0 V ≤ Vcc ≤ 5.5 V	0	=	20	MHz
	Sum) Peak sum output "H" current Sum) Average sum output "H" current Peak) Peak output "H" current  Average output "H" current Sum) Peak sum output "L" current Sum) Average sum output "L" current Peak) Peak output "L" current Sum) Average sum output "L" current Peak) Peak output "L" current  Average output "L" current Sum) Average sum output "L" current Sum) Average sum output "L" current Sum) Average output "L" current Sum) Average output "L" current Sum) Average output Sum) Average output Sum) Average output Sum) System clock System clock Company Com	XIN clock selected	2.7 V ≤ Vcc < 3.0 V	0	=	10	MHz
IOH(sum) Peak sum o "H" current  IOH(sum) Average su output "H" o  IOH(peak) Peak outpu current  IOH(avg) Average ou "H" current  IOL(sum) Peak sum o "L" current  IOL(sum) Average su output "L" o  IOL(peak) Peak outpu current  IOL(avg) Average ou "L" current  IOL(avg) Average ou "L" current  IOL(avg) Average ou "L" current  IOL(avg) XIN clock in  IOL(sum) XIN clock			2.2 V ≤ Vcc < 2.7 V	0	-	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 3.0 V ≤ Vcc ≤ 5.5 V	=	-	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.7 V ≤ Vcc ≤ 5.5 V	-	-	10	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.2 V ≤ Vcc ≤ 5.5 V	-	_	5	MHz

- 1. Vcc = 2.2 to 5.5 V at  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.




Figure 5.1 Ports P0 to P6, P8 Timing Measurement Circuit

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Doromotor	On a differen		Linit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.  400 9 97+CPU clock × 6 cycles 3+CPU clock × 4 cycles 5.5 60 -	Unit
_	Program/erase endurance <sup>(2)</sup>	R8C/2A Group	100 <sup>(3)</sup>	=	=	times
		R8C/2B Group	1,000(3)	-	-	times
_	Byte program time		-	50	400	μS
=	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_		μS
_	Interval from erase start/restart until following suspend request		650	_	_	μS
-	Interval from program start/restart until following suspend request		0	=	-	ns
=	Time from suspend until program/erase restart		=	=		μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	-	5.5	V
_	Program, erase temperature		0	-	60	°C
_	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	-	=	year

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.


However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.14** Timing Requirements of Clock Synchronous Serial I/O with Chip Select(1)

Cumbal	Danamatan		Conditions		Standard			
Symbol	Paramete	er Er	Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle tim	е		4	1	=	tcyc(2)	
tHI	SSCK clock "H" width	1		0.4	_	0.6	tsucyc	
tLO	SSCK clock "L" width			0.4	1	0.6	tsucyc	
trise	SSCK clock rising	Master		=	_	1	tcyc(2)	
	time	Slave		-	1	1	μS	
tFALL	SSCK clock falling time	Master		=	_	1	tcyc(2)	
		Slave		-	_	1	μS	
tsu	SSO, SSI data input	setup time		100	1	-	ns	
tH	SSO, SSI data input	nold time		1	_	=	tcyc(2)	
tLEAD	SCS setup time Slave			1tcyc + 50	-	_	ns	
tLAG	SCS hold time	Slave		1tcyc + 50	=	=	ns	
top	SSO, SSI data outpu	t delay time		=	1	1	tcyc(2)	
tsa	SSI slave access time	e	2.7 V ≤ Vcc ≤ 5.5 V	-	1	1.5tcyc + 100	ns	
			2.2 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns	
tor	SSI slave out open til	me	2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns	
		·		-	=	1.5tcyc + 200	ns	

Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 1. tcrc = 1/f1(s)



I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master) Figure 5.4




Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

Table 5.31 Electrical Characteristics (6) [Vcc = 2.2 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		,	Unit		
Symbol				Min.	Тур.	Max.	Jill
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1	=	mA
	High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	4	ı	mA	
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7		mA
		Low-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	110	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	-	125	350	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	-	27		μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	20	60	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	12	40	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.8	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	1.9	-	μА
	Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.6	3.0	μА	
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.60	_	μА

#### **Timing requirements**

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

Table 5.32 XIN Input, XCIN Input

Symbol	Parameter	Standard		Unit
	Parameter		Max.	
tc(XIN)	XIN input cycle time	200	=	ns
twh(xin)	XIN input "H" width	90	=	ns
tWL(XIN)	XIN input "L" width	90	=	ns
tc(XCIN)	XCIN input cycle time	14	=	μS
twh(xcin)	XCIN input "H" width	7	=	μS
tWL(XCIN)	XCIN input "L" width	7	=	μS




Figure 5.18 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

Table 5.33 TRAIO Input, INT1 Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	TBD	-	ns
twh(traio)	TRAIO input "H" width	TBD	=	ns
tWL(TRAIO)	TRAIO input "L" width	TBD	-	ns



Figure 5.19 TRAIO Input and  $\overline{\text{INT1}}$  Input Timing Diagram when Vcc = 2.2 V

Table 5.34 TRFI Input

Symbol	Parameter	Standard		- Unit
	raidilletei		Max.	
tc(TRFI)	TRFI input cycle time	2000(1)	-	ns
twh(TRFI)	TRFI input "H" width	1000(2)	_	ns
tWL(TRFI)	TRFI input "L" width	1000(2)	-	ns

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.




Figure 5.20 TRFI Input Timing Diagram when Vcc = 2.2 V

## REVISION HISTORY

## R8C/2A Group, R8C/2B Group Datasheet

Day	Dete		Description	
Rev.	Date	Page	Summary	
0.01	Apr 03, 2006	_	First Edition issued	
0.10	Jun 26, 2006	All pages	Pin name revised $ {\sf CMP0\_0} \to {\sf TRFO00}, {\sf CMP0\_1} \to {\sf TRFO01}, {\sf CMP0\_2} \to {\sf TRFO02}, \\ {\sf CMP1\_0} \to {\sf TRFO10}, {\sf CMP1\_1} \to {\sf TRFO11}, {\sf CMP1\_2} \to {\sf TRFO12}, \\ {\sf TRFIN} \to {\sf TRFI} $	
		2, 4	Table 1.1 Specifications for R8C/2A Group (1) and Table 1.3 Specifications for R8C/2B Group (1); I/O Ports: • Input-only: 3 pins → 2 pins revised Interrupts: • Internal: 17 sources → 23 sources revised	
		3, 5	Table 1.2 Specifications for R8C/2A Group (2) and Table 1.4 Specifications for R8C/2B Group (2); ROM Correction Function deleted	
		8	Figure 1.3 Block Diagram revised	
		9	Figure 1.4 Pin Assignment (Top View) revised	
		10, 11	Table 1.7 Pin Name Information by Pin Number (1) and Table 1.8 Pin Name Information by Pin Number (2) revised	
		12, 13	Table 1.9 Pin Functions (1) and Table 1.10 Pin Functions (2) revised	
		19	Table 4.1 SFR Information (1);  • 0008h: Module Standby Control Register, MSTCR, 00h added  • 001Ch: "00h" → "00h, 10000000b" revised  • NOTE6 added	
		20	Table 4.2 SFR Information (2); • 005Fh: Capture Interrupt Control Register, CAPIC, XXXXX000b added	
		22	Table 4.4 SFR Information (4); • 00DCh: "00DDh" → "00DCh" revised • 00F5h: "XXXX00XXb" → "00h" revised	
		23	Table 4.5 SFR Information (5); • 0105h: LIN Special Function Register, LINCR2, 00h added	
		30	Table 4.12 SFR Information (12); • 02C2h, 02C3h: A/D Register 1, AD1, XXh deleted • 02C4h, 02C5h: A/D Register 2, AD2, XXh deleted • 02C6h, 02C7h: A/D Register 3, AD3, XXh deleted	
		31	Package Dimensions; "Diagrams showing the latest package dimensions in the "Packages" section of the Renesas Technology website." added	
0.20	Sep 15, 2006	31 to 54	5. Electrical Characteristics added	
0.30	Dec 22, 2006	6	Table 1.5 and Figure 1.1 revised	
		7	Table 1.6 and Figure 1.2 revised	
		17	Figure 3.1 revised	
		18	Figure 3.2 revised	

### REVISION HISTORY

### R8C/2A Group, R8C/2B Group Datasheet

Davis	Data	Description			
Rev. Date		Page	Summary		
0.30	Dec 22, 2006	19	Table 4.1;  • 000Ah: "00XXX000b" → "00h" revised  • 0008h: "Module Standby Control Register" → "Module Operation Enable Register" revised  • 000Fh: "00011111b" → "00X11111b" revised		
		37	Table 5.11 revised		
1.00	Feb 09, 2007	All pages	"Preliminary" deleted		
		3	Table 1.2 revised		
		5	Table 1.4 revised		
		6	Table 1.5 and Figure 1.1 revised		
		7	Table 1.6 and Figure 1.2 revised		
		17	Figure 3.1 revised		
		18	Figure 3.2 revised		
		19	Table 4.1;  • 0008h: "Module Standby Control Register" → "Module Operation Enable Register" revised  • 000Ah: "00XXX000b" → "00h" revised  • 000Fh: "00011111b" → "00X11111b" revised  • 002Bh: "High-Speed On-Chip Oscillator Control Register 6" added		
		23	Table 4.5; 0105h: "LIN Control Register 2" register name revised		
		31	Table 5.2 revised		
		32	Table 5.3 and Table 5.4; NOTE1 revised		
		37	Table 5.11 revised		
		44	Table 5.17 revised		
		46	Table 5.21 and Figure 5.11; "i = 0 to 2" revised		
		48	Table 5.24 revised		
		50	Table 5.28 revised, Figure 5.16 "i = 0 to 2" revised		
		52	Table 5.31 revised		
		53	Table 5.34 revised		
		54	Table 5.35 and Figure 5.21; "i = 0 to 2" revised		
2.00	Oct 17, 2007	All pages	"PTLG0064JA-A (64F0G) package" added		
		3, 5	Table 1.2 and Table 1.4; • Operating Ambient Temperature: Y version added • Package: 64-pin FLGA added		
		6 to 7	Table 1.5 and Figure 1.1 revised		
		8	Table 1.6 and Figure 1.2 revised		
		10	Figure 1.4 "64-pin LQFP Package" added		
		11	Figure 1.5 added		
		19 to 20	Figure 3.1 and Figure 3.2 revised		
		24	Table 4.4; 00F5h: "00h" → "000000XXb" revised		