



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	7.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212acsnfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## 1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2A Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2B Group.

ltem	Function	Specification
CPU	Central processing	R8C/Tiny series core
	unit	<ul> <li>Number of fundamental instructions: 89</li> </ul>
		Minimum instruction execution time:
		50  ns (f(XIN) = 20  MHz  VCC = 3.0  to  5.5  V)
		100  ns (f(X N) = 10  MHz / CC = 2.7  to  5.5  V)
		200  ns (f(X N) = 5  MHz / CC = 2.2  to  5.5  V)
		• Multiplier: 16 bits $\times$ 16 bits $\rightarrow$ 32 bits
		• Multiply accumulate instruction: 16 bits $\times$ 16 bits $\downarrow$ 22 bits
		• Multiply-accumulate instruction. To bits $\times$ To bits $\pm$ 52 bits $\rightarrow$ 52 bits
Momony		• Operation mode. Single-chip mode (address space. Twibyte)
Nemor Supply	Voltage detection	A Dewer on react
Power Supply		Power-on reset
Voltage	circuit	voltage detection 2
Detection	D 11.1/0	
I/O Ports	Programmable I/O	• Input-only: 2 pins
	ports	CMOS I/O ports: 55, selectable pull-up resistor
		High current drive ports: 8
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	On-chip oscillator (high-speed, low-speed)
		(high-speed on-chip oscillator has a frequency adjustment function),
		XCIN clock oscillation circuit (32 kHz)
		<ul> <li>Oscillation stop detection: XIN clock oscillation stop detection function</li> </ul>
		<ul> <li>Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16</li> </ul>
		<ul> <li>Low power consumption modes:</li> </ul>
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		External: 5 sources, Internal: 23 sources, Software: 4 sources
		Priority levels: 7 levels
Watchdog Time	er	15 bits × 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits x 2 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits × 1
		Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode
	Timer RF	To bits × T (with capture/compare register pin and compare register pin)

 Table 1.1
 Specifications for R8C/2A Group (1)

RENESAS

Item	Function	Specification
Serial	UART0, UART1,	Clock synchronous serial I/O/UART × 3
Interface	UART2	
Clock Synchro	nous Serial I/O with	1 (shared with I <sup>2</sup> C-bus)
Chip Select (S	SU)	
I <sup>2</sup> C bus <sup>(1)</sup>		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function
D/A Converter		8-bit resolution × 2 circuits
Flash Memory		<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
		<ul> <li>Programming and erasure endurance: 100 times</li> </ul>
		<ul> <li>Program security: ROM code protect, ID code check</li> </ul>
		<ul> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>
Operating Free	quency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V)
Voltage		f(XIN) = 10  MHz (VCC = 2.7  to  5.5  V)
Current concur	notion	I(XIN) = 5  MHZ (VCC = 2.2  to  5.5  V)
Current consul	npuon	12  IIA (VCC = 3.0  V, I(XIN) = 20  IVIT2) 5.5 mA (VCC = 3.0 V, I(XIN) = 10 MHz)
		$2.1 \ \mu\text{A} (\text{VCC} = 3.0 \ \text{V}, \text{ wait mode} (f(\text{XCIN}) = 32 \ \text{kHz}))$
		$0.65 \ \mu A \ (VCC = 3.0 \ V, \ stop \ mode)$
Operating Amb	pient Temperature	-20 to 85°C (N version)
		-40 to 85°C (D version) <sup>(2)</sup>
		-20 to 105°C (Y version) <sup>(3)</sup>
Package		64-pin LQFP
		<ul> <li>Package code: PLQP0064KB-A (previous code: 64P6Q-A)</li> </ul>
		<ul> <li>Package code: PLQP0064GA-A (previous code: 64P6U-A)</li> </ul>
		64-pin FLGA
		<ul> <li>Package code: PTLG0064JA-A (previous code: 64F0G)</li> </ul>

Table 1.2 Specifications for R8C/2A Group (2)

I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
 Specify the D version if D version functions are to be used.
 Please contact Renesas Technology sales offices for the Y version.



Item	Function	Specification
CPU	Central processing	R8C/Tiny series core
	unit	<ul> <li>Number of fundamental instructions: 89</li> </ul>
		<ul> <li>Minimum instruction execution time:</li> </ul>
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100  ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200  ns (f(XIN) = 5  MHz  VCC = 22  to  55  V)
		• Multiplier: 16 bits $\times$ 16 bits $\rightarrow$ 32 bits
		• Multiply-accumulate instruction: 16 bits $\times$ 16 bits $\pm$ 32 bits
		• Multiply-accumulate instruction. To bits $\times$ To bits $\pm$ 52 bits $\rightarrow$ 52 bits
Manaan		Operation mode. Single-chip mode (address space. 1 Mbyte)
Nerriory Device Currely	KUIVI, KAIVI	Relef to Table 1.6 Product List for R6C/2B Group.
Power Suppry	voltage detection	• Power-on reset
voltage	circuit	Voltage detection 2
Detection		
I/O Ports	Programmable I/O	Input-only: 2 pins
	ports	<ul> <li>CMOS I/O ports: 55, selectable pull-up resistor</li> </ul>
		<ul> <li>High current drive ports: 8</li> </ul>
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	On-chip oscillator (high-speed, low-speed)
		(high-speed on-chip oscillator has a frequency adjustment function),
		XCIN clock oscillation circuit (32 kHz)
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1 2 4 8 and 16
		• Low power consumption modes:
		Standard operating mode (high-speed clock low-speed clock high-speed
		on chip oscillator low speed on chip oscillator), wait mode, stop mode
		Pool time clock (timer PE)
Intorrunto		External: 5 cources Internal: 22 cources Software: 4 cources
interrupts		External: 5 Sources, Internal: 25 Sources, Software: 4 Sources
Matabala a Tira	- H	Filolity levels. / levels
		15 bits x 1 (with prescaler), reset start selectable
Timer	Timer KA	o bils X 1 (with o-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every
		paried) avent counter made, pulse width massurement made, pulse paried
		penou), event counter mode, puise width measurement mode, puise penou
	Times DD	measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		niner mode (period liner), programmable waveronn generation mode (P www
		ouput), programmable one-shot generation mode, programmable wait one-
	T DO	shot generation mode
	Timer RC	16 bits x 1 (With 4 capture/compare registers)
		(autout 2 mino) DMM2 mode (DMM autout min)
	<b>T D D</b>	(output 3 pins), PWW2 mode (PWW output pin)
	Timer RD	16 bits x 2 (with 4 capture/compare registers)
		(autout C mino), react aurochangua DMM made (autout three mhose
		(output 6 pins), reset synchronous PWW mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits x 1
		Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode
	Limer RF	16 bits x 1 (with capture/compare register pin and compare register pin)
		Input capture mode, output compare mode

 Table 1.3
 Specifications for R8C/2B Group (1)



Figure 1.2 Part Number, Memory Size, and Package of R8C/2B Group



Rev.2.10 Nov 26, 2007 Page 12 of 60 **REJ03B0182-0210** 

# R8C/2A Group, R8C/2B Group



Pain         Control Pin         Port         Interrupt         Timer         Serial Interface         SSU         I/2 C bus         AD Converter, D/A Converter           1         P3_3	Din			I/O Pin Functions for of Peripheral Modules					
1         P3_3         SSI         SSI           2         P3,4         SCS         SDA           3         MODE         SCS         SDA           4         XCIN         P4_3         SCS         SDA           5         XCOUT         P4_4         SCS         SDA           6         RESET         SUM         P4_7         SUM         SUM           7         XOUT         P4_4         SUM         SUM         SUM           9         XIN         P4_6         SUM         SUM         SUM           11         P5,4         TRCIOD         SUM         SUM         SUM           12         P5,3         TRCIOC         SUM         SUM         SUM         SUM           14         P5,1         TRCIOATRCTRG         SUM         SUM         SUM         SUM           16         P2,7         TRDIOD1         SUM         SUM         SUM         SUM         SUM         SUM           18         P2,5         TRDIOA1         SUM	Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter
2         P3_4         SCS         SDA           3         MODE         SCS         SDA           4         XCIN         P4_3         SCS         SDA           5         XCOUT         P4_4         SCS         SDA           6         RESET         SCOUT         P4_4         SCS         SDA           7         XOUT         P4_4         SCS         SDA         SCS           9         XIN         P4_6         SCS         SDA         SCS           9         XIN         P4_6         SCS         SDA         SCS           10         VCC/AVCC         SCS         SDA         SCS         SDA           11         P5_4         TRCIOD         SCS         SDA         SCS           13         P5_2         TRCIOB         SCS         SDA         SCS           14         P5_1         TRCIOATRCTRG         SCS         SDA         SCS         SDA           15         P5_0         TRCICK         SCS         SDA         SCS         SDA           16         P2_7         TRDIOD1         SCS         SDA         SCS         SDA           17         P2_6	1		P3_3				SSI		
3         MODE         M	2		P3_4				SCS	SDA	
4       XCI       P4_3           6       RESET            7       XOUT       P4_7            8       VSS/AVSS              9       XIN       P4_6              10       VCC/AVCC                11       P5_3       TRCIOD <t< td=""><td>3</td><td>MODE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	3	MODE							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	4	XCIN	P4_3						
6 $\overline{\text{RESET}}$ P4_7           7         XOUT         P4_7             8         VSS/AVSS              9         XIN         P4_6              10         VCC/AVCC               11         P5_3         TRCIOC              12         P5_3         TRCIOC              13         P5_2         TRCIOB              14         P5_1         TRCIOATRCTRG              15         P5_0         TRCIOAT              16         P2_7         TRDIOD1               17         P2_6         TRDIOC1                18         P2_5         TRDIOD0                 20         P2_2         TRDIOATRDCLK	5	XCOUT	P4_4						
7       XOUT $P4_{-7}$	6	RESET							
8         VSS/AVSS         9         XIN         P4_6         6           10         VCC/AVCC         Image: Constraint of the stress of the	7	XOUT	P4_7						
9         XIN         P4_6         Image: constraint of the system of the sys	8	VSS/AVSS							
10         VCC/AVCC         TRCIOD         Image: constraint of the state of the sta	9	XIN	P4_6						
11       P5_4       TRCIOD         12       P5_3       TRCIOC         13       P5_2       TRCIOB         14       P5_1       TRCIOATRCTRG         15       P5_0       TRCLK         16       P2_7       TRDIOD1         17       P2_6       TRDIOC1         18       P2_5       TRDIOA1         19       P2_4       TRDIOA1         20       P2_3       TRDIOC0         21       P2_2       TRDIOC0         22       P2_1       TRDIOB0         23       P2_0       TRDIOA0/TRDCLK         24       P1_7       INT1         7       P1_6       CLK0         26       P1_7       INT1         7       P1_6       CLK0         25       P1_6       CLK0         26       P1_5       (INT1)(1)       (TRAIO)(1)         28       P8_6           29       P8_5       TRF012          30       P8_4       TRF01          31       P8_3       TRF010/TRFI          32       P8_2       TRF000          33 </td <td>10</td> <td>VCC/AVCC</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	10	VCC/AVCC							
12 $P5_3$ TRCIOC       Image: constraint of the second se	11		P5_4		TRCIOD				
13       P5_2       TRCIOB         14       P5_1       TRCIOATRCTRG         15       P5_0       TRCLK         16       P2_7       TRDIOD1         17       P2_6       TRDIOC1         18       P2_5       TRDIOC1         19       P2_4       TRDIOD0         20       P2_3       TRDIOD0         21       P2_2       TRDIOB0         23       P2_0       TRDIOB0         24       P1_7       TRT         7       P1_6       CLK0         26       P1_5       (INT1) <sup>(1)</sup> 7       P1_4       TXD0         27       P1_4       TXD0         28       P8_6          29       P8_5       TRFO12         30       P8_4       TRFO11         31       P8_3       TRFO02         33       P8_1       TRFO01         34       P8_0       TRFO0         35       P6_0       TREO         36       P4_5       INTO         37       P6_6       INT2         38       P6_7       INT3         39       P6_7       INT3	12		P5_3		TRCIOC				
14       P5_1       TRCIOA/TRCTRG         15       P5_0       TRCLK         16       P2_7       TRDIOD1         17       P2_6       TRDIOC1         18       P2_5       TRDIOB1         19       P2_4       TRDIOA1         20       P2_3       TRDIOC0         21       P2_2       TRDIOB0         23       P2_0       TRDIOA0/TRDCLK         24       P1_7       TRT         25       P1_6       CLK0         26       P1_5       (INT1)(1)         27       P1_6       CLK0         28       P4_6       TRFO12         29       P8_5       TRFO12         30       P8_4       TRFO17FI         31       P4_3       TRFO17FI         32       P8_2       TRFO12         33       P8_1       TRFO10         34       P8_0       TRFO2         35       P6_0          36       P4_5       INT0         37       P6_6          38       P6_7       INT3         70       F6_6       TREO	13		P5_2		TRCIOB				
15 $P5_0$ TRCLK         16 $P2_7$ TRDIOD1         17 $P2_6$ TRDIOC1         18 $P2_5$ TRDIOB1         19 $P2_4$ TRDIOA1         20 $P2_3$ TRDIOC0         21 $P2_2$ TRDIOC0         22 $P2_1$ TRDIOB0         23 $P2_0$ TRDIOA0/TRDCLK         24 $P1_7$ $\overline{INT1}$ TRAIO         25 $P1_6$ CLK0         26 $P1_5$ $(\overline{INT1})^{(1)}$ $(TRAIO)^{(1)}$ 26 $P1_5$ $(\overline{INT1})^{(1)}$ $(TRAIO)^{(1)}$ RXD0         27 $P1_4$ TXD0           28 $P8_6$ 29 $P6_5$ TRF012           30 $P8_4$ TRFO10/TRFI           31 $P8_3$ TRFO02           33 $P6_1$ TRFO0           34 $P8_0$ TREO           36 $P4_5$	14		P5_1		TRCIOA/TRCTRG				
16 $P2_7$ TRDIOD1       Image: constraint of the second system o	15		P5_0		TRCCLK				
17       P2_6       TRDIOC1       Image: constraint of the second seco	16		P2_7		TRDIOD1				
18       P2_5       TRDIOB1	17		P2_6		TRDIOC1				
19       P2_4       TRDIOA1	18		P2_5		TRDIOB1				
20       P2_3       TRDIOD0       Image: constraint of the second seco	19		P2_4		TRDIOA1				
21       P2_2       TRDIOC0       Image: constraint of the state	20		P2_3		TRDIOD0				
22       P2_1       TRDIOB0       Image: constraint of the second seco	21		P2_2		TRDIOC0				
23       P2_0       TRDIOA0/TRDCLK         24       P1_7       INT1       TRAIO         25       P1_6       CLK0         26       P1_5       (INT1) <sup>(1)</sup> (TRAIO) <sup>(1)</sup> RXD0         27       P1_4       TXD0          28       P8_6           29       P8_5       TRF012          30       P8_4       TRF011          31       P8_3       TRF010/TRFI          32       P8_2       TRF002          33       P8_1       TRF001          34       P8_0       TRFO00          35       P6_0       TREO          37       P6_6       INT2       TXD1         38       P6_7       INT3       RXD1	22		P2_1		TRDIOB0				
24       P1_7       INT1       TRAIO	23		P2_0		TRDIOA0/TRDCLK				
25       P1_6       CLK0         26       P1_5       (INT1)(1)       (TRAIO)(1)       RXD0         27       P1_4       TXD0       28         28       P8_6       1       1         29       P8_5       TRFO12       1         30       P8_4       TRFO11       1         31       P8_3       TRFO10/TRFI       1         32       P8_2       TRFO02       1         33       P8_1       TRFO00       1         34       P8_0       TRFO00       1         35       P6_0       TREO       1         36       P4_5       INT0       INT0       1         37       P6_6       INT2       TXD1       1         38       P6_7       INT3       RXD1       1	24		P1_7	INT1	TRAIO				
26       P1_5       (INT1) <sup>(1)</sup> (TRAIO) <sup>(1)</sup> RXD0         27       P1_4       TXD0       TXD0         28       P8_6       TRF012       1         29       P8_5       TRF012       1         30       P8_4       TRF011       1         31       P8_3       TRF010/TRFI       1         32       P8_2       TRF002       1         33       P8_1       TRF001       1         34       P8_0       TRF000       1         35       P6_0       TREO       1         36       P4_5       INT0       INT0         37       P6_6       INT2       TXD1         38       P6_7       INT3       RXD1	25		P1_6			CLK0			
27       P1_4       TXD0       1         28       P8_6       1       1         29       P8_5       TRFO12       1         30       P8_4       TRFO11       1         31       P8_3       TRFO10/TRFI       1         32       P8_2       TRFO02       1         33       P8_1       TRFO01       1         34       P8_0       TRFO00       1         35       P6_0       TREO       1         36       P4_5       INT0       INT0         37       P6_6       INT2       TXD1       1         38       P6_7       INT3       RXD1       1	26		P1_5	(INT1) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0			
28       P8_6       Image: constraint of the state of the st	27		P1_4			TXD0			
29       P8_5       TRF012       Image: constraint of the state	28		P8_6						
30       P8_4       TRFO11       Image: constraint of the state	29		P8_5		TRFO12				
31       P8_3       TRFO10/TRFI       Image: Second seco	30		P8_4		TRFO11				
32       P8_2       TRF002       Image: Second se	31		P8_3		TRFO10/TRFI				
33     P8_1     TRF001       34     P8_0     TRF000       35     P6_0     TREO       36     P4_5     INTO       37     P6_6     INT2       38     P6_7     INT3	32		P8_2		TRFO02				
34         P8_0         TRF000         Image: Constraint of the state of	33		P8_1		TRFO01				
35         P6_0         TREO           36         P4_5         INTO         INTO           37         P6_6         INT2         TXD1           38         P6_7         INT3         RXD1	34		P8_0		TRFO00				
36         P4_5         INTO         INTO           37         P6_6         INT2         TXD1           38         P6_7         INT3         RXD1	35		P6_0		TREO				
37         P6_6         INT2         TXD1           38         P6_7         INT3         RXD1	36		P4_5	INT0	INT0				
38 P6_7 INT3 RXD1	37		P6_6	INT2		TXD1			
	38		P6_7	INT3		RXD1			
39 P6_5 CLK2	39		P6_5			(CLK1) <sup>(1)</sup> / CLK2			
40 P6 4 RXD2	40		P6 4			RXD2			
41 P6_3 TXD2	41		P6 3			TXD2			
42 P3_1 TRBO	42		P3 1		TRBO				
43 P3_0 TRAO	43		P3_0		TRAO			1	
44 P3_6 (INT1) <sup>(1)</sup>	44		P3_6	(INT1) <sup>(1)</sup>					
45 P3_2 (INT2)(1)	45		 P3_2	(INT2) <sup>(1)</sup>				1	

Table 1.7Pin Name Information by Pin Number (1)

1. Can be assigned to the pin in parentheses by a program.

Din			I/O Pin Functions for of Peripheral Modules					
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter
46		P1_3	KI3			-		AN11
47		P1_2	KI2					AN10
48		P1_1	KI1					AN9
49		P1_0	KI0					AN8
50		P0_0						AN7
51		P0_1						AN6
52		P0_2						AN5
53		P0_3						AN4
54		P0_4						AN3
55		P6_2						
56		P6_1						
57		P0_5			CLK1			AN2
58		P0_6						AN1/DA0
59	VSS/AVSS							
60		P0_7						AN0/DA1
61	VREF							
62	VCC/AVCC							
63		P3_7				SSO		
64		P3_5				SSCK	SCL	

Table 1.8Pin Name Information by Pin Number (2)

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



RENESAS

### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

#### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

## 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

## 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

## 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

## 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

## 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RF Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00b
011Dh	Timer RE Control Register 2	TRECR2	00b
011Eh	Timer RE Clock Source Select Register	TRECSR	00001000b
011Eh		INLOOK	000010000
0120h	Timer RC Mode Register	TROMR	01001000b
0120h	Timer RC Control Register 1	TROOPI	006
012111 0122h	Timer RC Interrunt Enable Register		01110000b
0122h	Timer RC Status Register	TROSP	01110000b
01230	Timer RC 1/0 Control Pogistor 0		10001000b
012411 0125h	Timer RC I/O Control Register 1		10001000b
0125h	Timer RC Counter		100010000
012011 0127b		INC	00h
012711	Timer BC Concrel Register A	троора	5011
01201		IRCORA	
012911	Timer BC Concrel Register B	TRCCRR	EEb
012A11		INCORD	
01201	Timer PC Conoral Pogistor C	TRCCRC	
01201		INCONC	
012011	Timer PC General Perioter D	TRCGRD	FFh
012EH	Time No General Neylole D	INCORD	EEN
01206	Timer PC Control Projector 2	TPCCP2	000111116
01000	Timer NO Outline Neglater 2	TPCDE	000
01225	Timer RC Output Maeter Enable Register	TRCOER	011111116
01020	Time No Oulpul Masier Linavie Negisier	INCOLIN	
01330			
013411			
01350			
013011	Timor PD Start Pagistor		111111006
01370	Timer PD Mode Degister		00001110b
			100010006
01390	Timer ND F WWW WOULD Register		100010000
013Ah	Timer RD Punction Control Register		
013Bh	Timer DD Output Master Enable Register 1		FFI)
013Ch	Timer KD Output Master Enable Kegister 2		
013Dh			
U13Eh			uun
013Fh	ווmer אט טוקונמו Filter Function Select Register 1	IKUUF1	uun

SFR Information (5)<sup>(1)</sup> Table 4.5

NOTE: 1. The blank regions are reserved. Do not access locations in these regions

Address	Register	Symbol	After reset
0200h			
0201h			
0202h			
0203h			
0204h			
0205h			
0206h			
0207h			
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh			
020Fh			
0210h			
0211h			
0212h			
0213h			
0214h			
02150			
02100			
021711			
02101			
021911			
021An			
021Dh			
021Dh			
021Eh			
021Fh			
0220h			
0221h			
0222h			
0223h			
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022FN			
0230N			
02310			
023211			
02331			
023411		L	
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch			
023Dh			
023Eh			
023Fh			

#### SFR Information (9)<sup>(1)</sup> Table 4.9

NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
02C0h	A/D Register 0	AD0	XXh
02C1h	-		XXh
02C2h			
0202h			
02031			
02040			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h			
02001			
02070			
02CBh			
02CCh			
02CDh			
02CEh			
02CFh			
02D0h			
02D1h			
02D0h			
02D211			
02D3N			000010001
02D4h	A/D Control Register 2	ADCON2	00001000b
02D5h			
02D6h	A/D Control Register 0	ADCON0	00000011b
02D7h	A/D Control Register 1	ADCON1	00h
02D8h	v		
02D0h			
02D3h			
UZDAN			
02DBh			
02DCh			
02DDh			
02DEh			
02DFh			
02E0h			
02E0h			
02L111			
02E2N			
02E3h			
02E4h	Port P8 Direction Register	PD8	00h
02E5h			
02E6h	Port P8 Register	P8	XXh
02E7h	•		
02E8h			
02E0h			
021.911			
02EAN			
02EBh			
02ECh			
02EDh			
02EEh			
02EFh			
02F0h			
02E16			
02506			
UZFZN			
02F3h			
02F4h			
02F5h			
02F6h			
02F7h			
02F8h			
02E0h			
021-911			
UZFAN			
02FBh			
02FCh	Pull-Up Control Register 2	PUR2	XXX00000b
02FDh			
02FEh			
02FFh	Timer RF Output Control Register	TREOUT	00h
021111			
	Ontion Eurotion Soloot Register	OFS	(Note 2)
FFFFN		013	

Table 4.12 SFR Information (12)<sup>(1)</sup>

X: Undefined
NOTES:

The blank regions are reserved. Do not access locations in these regions.
The OFS register cannot be changed by a program. Use a flash programmer to write to it.



Symbol		Doromotor	Conditions		Standard		Linit
Symbol	ſ	arameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.2	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Viн	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	_	-240	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	ľ	-120	mA
IOH(peak)	Peak output "H"	Except P2_0 to P2_7		-	-	-10	mA
	current	P2_0 to P2_7		-	-	-40	mA
IOH(avg)	Average output	Except P2_0 to P2_7		-	-	-5	mA
	"H" current	P2_0 to P2_7		-	-	-20	mA
IOL(sum)	Peak sum output "L" current	Sum of all pins IOL(peak)		-	-	240	mA
IOL(sum)	Average sum output "L" current	Sum of all pins IOL(avg)		-	-	120	mA
IOL(peak)	Peak output "L"	Except P2_0 to P2_7		-	_	10	mA
	current	P2_0 to P2_7		-	-	40	mA
IOL(avg)	Average output	Except P2_0 to P2_7		-	_	5	mA
	"L" current	P2_0 to P2_7		-	_	20	mA
f(XIN)	XIN clock input osc	cillation frequency	$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	20	MHz
			$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
			$2.2~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0	-	5	MHz
f(XCIN)	XCIN clock input or	scillation frequency	$2.2 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	70	kHz
-	System clock	OCD2 = 0	$3.0~\text{V} \leq \text{Vcc} \leq 5.5~\text{V}$	0	-	20	MHz
		XIN clock selected	$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
			$2.2~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0	-	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
		$\label{eq:response} \begin{array}{l} FRA01 = 1 \\ High\text{-speed on-chip} \\ oscillator \ clock \ selected \\ 3.0 \ V \leq Vcc \leq 5.5 \ V \end{array}$	-	_	20	MHz	
			$\begin{array}{l} \mbox{FRA01 = 1} \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.7 V} \le Vcc \le 5.5 \ V \end{array}$	-	-	10	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected $2.2 V \le Vcc \le 5.5 V$	-	_	5	MHz

Table 5.2	Recommended	Operating	Conditions
-----------	-------------	-----------	------------

1. Vcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.



Figure 5.1 Ports P0 to P6, P8 Timing Measurement Circuit





Figure 5.2 Time delay until Suspend

#### Table 5.7 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	T arameter	Condition	Min.	Тур.	Max.	Onit
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	-	300	μS
Vccmin	MCU operating voltage minimum value		2.2	_	_	V

NOTES:

1. The measurement condition is Vcc = 2.2 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

#### Table 5.8 Voltage Detection 1 Circuit Electrical Characteristics

Sumbol	Parameter	Condition		Linit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time <sup>(2)</sup>		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation		-	-	100	μS
	starts <sup>(3)</sup>					

NOTES:

1. The measurement condition is Vcc = 2.2 V to 5.5 V and  $T_{opr}$  = -20 to 85°C (N version) / -40 to 85°C (D version).

2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

#### Table 5.9 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falalitetei	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level		3.3	3.6	3.9	V
_	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		_	40	_	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		_	-	100	μS

NOTES:

1. The measurement condition is Vcc = 2.2 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).

2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Symbol	Deremeter	Condition		Linit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency	Vcc = 2.7 V to 5.5 V	39.2	40	40.8	MHz
	temperature • supply voltage dependence	$-20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)}$				
		Vcc = 2.7 V to 5.5 V	39.0	40	41.0	MHz
		$-40^\circ C \leq T_{opr} \leq 85^\circ C^{(2)}$				
		Vcc = 2.2 V to 5.5 V	35.2	40	44.8	MHz
		$-20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(3)}$				
		Vcc = 2.2 V to 5.5 V	34.0	40	46.0	MHz
		$-40^\circ C \leq T_{opr} \leq 85^\circ C^{(3)}$				
High-speed on-chip oscillator frequency whether the second		VCC = 5.0 V, Topr = 25°C	-	36.864	-	MHz
	correction value in FRA7 register is written to	Vcc = 2.7 V to 5.5 V	-3%	-	3%	%
FRA1	FRA1 register	$-20^\circ C \leq T_{opr} \leq 85^\circ C$				
_	Value in FRA1 register after reset		08h	-	F7h	-
-	Oscillation frequency adjustment unit of high-	Adjust FRA1 register	-	+0.3	-	MHz
	speed on-chip oscillator	(value after reset) to -1				
_	Oscillation stability time	VCC = 5.0 V, Topr = $25^{\circ}C$	-	10	100	μS
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = 25°C	-	550	-	μĀ

Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. These standard values show when the FRA1 register value after reset is assumed.

3. These standard values show when the correction value in the FRA6 register is written to the FRA1 register.

#### Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Paramotor	Condition		Linit		
Symbol	Falanelei	Condition		Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time	VCC = $5.0 \text{ V}$ , Topr = $25^{\circ}\text{C}$	-	10	100	μS
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = $25^{\circ}C$	-	15	-	μA

NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

#### Table 5.13 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	υ,	Linit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	-	2000	μS
td(R-S)	STOP exit time <sup>(3)</sup>		-	-	150	μS

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{opr} = 25^{\circ}C$ .

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Cumhal	Parameter		Conditions		Linit		
Symbol			Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time	÷		4	-	-	tCYC <sup>(2)</sup>
tнı	SSCK clock "H" width			0.4	-	0.6	tsucyc
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc
trise	SSCK clock rising	Master		-	-	1	tCYC <sup>(2)</sup>
	time	Slave		-	-	1	μs
tFALL	SSCK clock falling	Master		-	-	1	tCYC <sup>(2)</sup>
time		Slave		-	-	1	μs
tsu	SSO, SSI data input s	etup time		100	-	-	ns
tн	SSO, SSI data input h	old time		1	-	-	tCYC <sup>(2)</sup>
tlead	SCS setup time	Slave		1tcyc + 50	-	_	ns
tlag	SCS hold time	Slave		1tcyc + 50	-	_	ns
tod	SSO, SSI data output	delay time		-	=	1	tCYC <sup>(2)</sup>
tSA	SSI slave access time		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	1.5tcyc + 100	ns
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns
tor	SSI slave out open tim	ie	$2.7~\text{V} \leq \text{Vcc} \leq 5.5~\text{V}$	-	-	1.5tcyc + 100	ns
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns

Table 5.14 Timing Requirements of Clock Synchronous Serial I/O with Chip Select<sup>(1)</sup>

1. Vcc = 2.2 to 5.5 V, Vss = 0 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified. 2.  $1t_{CYC} = 1/f1(s)$ 

Table 5.17	Electrical Characteristics (2) [Vcc = 5 V]
	(Topr = -20 to $85^{\circ}$ C (N version) / -40 to $85^{\circ}$ C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		1	Unit		
	Bower eupply	High apood	$I_{\rm MN} = 20  \text{MHz} \left( \text{square waya} \right)$	Min.	1yp.	Max.	m /
icc	current (Vcc = $3.3$ to $5.5$ V)	clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	12	20	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	16	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	7	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5.5	-	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4.5	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	6	12	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	150	400	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	150	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	35	-	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	30	90	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	18	55	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	_	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	2.3	_	μΑ
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.7	3.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.7	-	μΑ



# Table 5.24Electrical Characteristics (4) [Vcc = 3 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	bol Parameter Condition		Standard		t k	Unit	
Cymbol	rarameter		Condition	Min.	Тур.	Max.	Onit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz	_	5.5 2	-	mA mA
		High speed	Divide-by-8		5.5	11	m۸
		on-chip oscillator	High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5.5		IIIA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	145	400	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	145	400	μΑ
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	-	30	-	μΑ	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	28	85	μΑ
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	17	50	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.3	-	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	2.1	-	μΑ
	Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.65	3.0	μA	
			XIN clock off, $T_{opr} = 85 \circ C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.65	-	μA

RENESAS

## **REVISION HISTORY**

## R8C/2A Group, R8C/2B Group Datasheet

Day	Data	Description			
Rev.	Date	Page	Summary		
0.01	Apr 03, 2006	_	First Edition issued		
0.10	Jun 26, 2006	All pages	Pin name revised CMP0_0 → TRFO00, CMP0_1 → TRFO01, CMP0_2 → TRFO02, CMP1_0 → TRFO10, CMP1_1 → TRFO11, CMP1_2 → TRFO12, TRFIN → TRFI		
		2, 4	Table 1.1 Specifications for R8C/2A Group (1) and Table 1.3 Specifications for R8C/2B Group (1); I/O Ports: • Input-only: 3 pins $\rightarrow$ 2 pins revised Interrupts: • Internal: 17 sources $\rightarrow$ 23 sources revised		
		3, 5	Table 1.2 Specifications for R8C/2A Group (2) and Table 1.4 Specifications for R8C/2B Group (2); ROM Correction Function deleted		
		8	Figure 1.3 Block Diagram revised		
		9	Figure 1.4 Pin Assignment (Top View) revised		
		10, 11	Table 1.7 Pin Name Information by Pin Number (1) and Table 1.8 Pin Name Information by Pin Number (2) revised		
		12, 13	Table 1.9 Pin Functions (1) and Table 1.10 Pin Functions (2) revised		
		19	Table 4.1 SFR Information (1); • 0008h: Module Standby Control Register, MSTCR, 00h added • 001Ch: "00h" → "00h, 10000000b" revised • NOTE6 added		
		20	Table 4.2 SFR Information (2); • 005Fh: Capture Interrupt Control Register, CAPIC, XXXXX000b added		
		22	Table 4.4 SFR Information (4); • 00DCh: "00DDh" → "00DCh" revised • 00F5h: "XXXX00XXb" → "00h" revised		
		23	Table 4.5 SFR Information (5); • 0105h: LIN Special Function Register, LINCR2, 00h added		
		30	Table 4.12 SFR Information (12); • 02C2h, 02C3h: A/D Register 1, AD1, XXh deleted • 02C4h, 02C5h: A/D Register 2, AD2, XXh deleted • 02C6h, 02C7h: A/D Register 3, AD3, XXh deleted		
		31	Package Dimensions; "Diagrams showing the latest package dimensions in the "Packages" section of the Renesas Technology website." added		
0.20	Sep 15, 2006	31 to 54	5. Electrical Characteristics added		
0.30	Dec 22, 2006	6	Table 1.5 and Figure 1.1 revised		
		7	Table 1.6 and Figure 1.2 revised		
		17	Figure 3.1 revised		
		18	Figure 3.2 revised		