



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212b7snfa-v2">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212b7snfa-v2</a>

## 1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2A Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2B Group.

**Table 1.1 Specifications for R8C/2A Group (1)**

Item	Function	Specification
CPU	Central processing unit	R8C/Tiny series core <ul style="list-style-type: none"> <li>• Number of fundamental instructions: 89</li> <li>• Minimum instruction execution time:               <ul style="list-style-type: none"> <li>50 ns (<math>f(XIN) = 20</math> MHz, <math>VCC = 3.0</math> to <math>5.5</math> V)</li> <li>100 ns (<math>f(XIN) = 10</math> MHz, <math>VCC = 2.7</math> to <math>5.5</math> V)</li> <li>200 ns (<math>f(XIN) = 5</math> MHz, <math>VCC = 2.2</math> to <math>5.5</math> V)</li> </ul> </li> <li>• Multiplier: 16 bits <math>\times</math> 16 bits <math>\rightarrow</math> 32 bits</li> <li>• Multiply-accumulate instruction: 16 bits <math>\times</math> 16 bits + 32 bits <math>\rightarrow</math> 32 bits</li> <li>• Operation mode: Single-chip mode (address space: 1 Mbyte)</li> </ul>
Memory	ROM, RAM	Refer to <b>Table 1.5 Product List for R8C/2A Group</b> .
Power Supply Voltage Detection	Voltage detection circuit	<ul style="list-style-type: none"> <li>• Power-on reset</li> <li>• Voltage detection 2</li> </ul>
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> <li>• Input-only: 2 pins</li> <li>• CMOS I/O ports: 55, selectable pull-up resistor</li> <li>• High current drive ports: 8</li> </ul>
Clock	Clock generation circuits	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), On-chip oscillator (high-speed, low-speed) (high-speed on-chip oscillator has a frequency adjustment function), XCIN clock oscillation circuit (32 kHz) <ul style="list-style-type: none"> <li>• Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16</li> <li>• Low power consumption modes:               <ul style="list-style-type: none"> <li>Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode</li> </ul> </li> </ul>
		Real-time clock (timer RE)
Interrupts		<ul style="list-style-type: none"> <li>• External: 5 sources, Internal: 23 sources, Software: 4 sources</li> <li>• Priority levels: 7 levels</li> </ul>
Watchdog Timer		15 bits $\times$ 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits $\times$ 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits $\times$ 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits $\times$ 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits $\times$ 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits $\times$ 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode
	Timer RF	16 bits $\times$ 1 (with capture/compare register pin and compare register pin) Input capture mode, output compare mode

**Table 1.2 Specifications for R8C/2A Group (2)**

Item	Function	Specification
Serial Interface	UART0, UART1, UART2	Clock synchronous serial I/O/UART x 3
Clock Synchronous Serial I/O with Chip Select (SSU)		1 (shared with I <sup>2</sup> C-bus)
I <sup>2</sup> C bus <sup>(1)</sup>		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution x 12 channels, includes sample and hold function
D/A Converter		8-bit resolution x 2 circuits
Flash Memory		<ul style="list-style-type: none"> <li>• Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>• Programming and erasure endurance: 100 times</li> <li>• Program security: ROM code protect, ID code check</li> <li>• Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V)
Current consumption		12 mA (VCC = 5.0 V, f(XIN) = 20 MHz) 5.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) 2.1 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) 0.65 $\mu$ A (VCC = 3.0 V, stop mode)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) <sup>(2)</sup> -20 to 105°C (Y version) <sup>(3)</sup>
Package		64-pin LQFP <ul style="list-style-type: none"> <li>• Package code: PLQP0064KB-A (previous code: 64P6Q-A)</li> <li>• Package code: PLQP0064GA-A (previous code: 64P6U-A)</li> </ul> 64-pin FLGA <ul style="list-style-type: none"> <li>• Package code: PTLG0064JA-A (previous code: 64F0G)</li> </ul>

## NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D version if D version functions are to be used.
3. Please contact Renesas Technology sales offices for the Y version.

**Table 1.3 Specifications for R8C/2B Group (1)**

Item	Function	Specification
CPU	Central processing unit	R8C/Tiny series core <ul style="list-style-type: none"> <li>• Number of fundamental instructions: 89</li> <li>• Minimum instruction execution time: <ul style="list-style-type: none"> <li>50 ns (<math>f(XIN) = 20</math> MHz, <math>VCC = 3.0</math> to <math>5.5</math> V)</li> <li>100 ns (<math>f(XIN) = 10</math> MHz, <math>VCC = 2.7</math> to <math>5.5</math> V)</li> <li>200 ns (<math>f(XIN) = 5</math> MHz, <math>VCC = 2.2</math> to <math>5.5</math> V)</li> </ul> </li> <li>• Multiplier: 16 bits <math>\times</math> 16 bits <math>\rightarrow</math> 32 bits</li> <li>• Multiply-accumulate instruction: 16 bits <math>\times</math> 16 bits + 32 bits <math>\rightarrow</math> 32 bits</li> <li>• Operation mode: Single-chip mode (address space: 1 Mbyte)</li> </ul>
Memory	ROM, RAM	Refer to <b>Table 1.6 Product List for R8C/2B Group</b> .
Power Supply Voltage Detection	Voltage detection circuit	<ul style="list-style-type: none"> <li>• Power-on reset</li> <li>• Voltage detection 2</li> </ul>
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> <li>• Input-only: 2 pins</li> <li>• CMOS I/O ports: 55, selectable pull-up resistor</li> <li>• High current drive ports: 8</li> </ul>
Clock	Clock generation circuits	<p>3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), On-chip oscillator (high-speed, low-speed) (high-speed on-chip oscillator has a frequency adjustment function), XCIN clock oscillation circuit (32 kHz)</p> <ul style="list-style-type: none"> <li>• Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16</li> <li>• Low power consumption modes: <ul style="list-style-type: none"> <li>Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode</li> </ul> </li> </ul> <p>Real-time clock (timer RE)</p>
Interrupts		<ul style="list-style-type: none"> <li>• External: 5 sources, Internal: 23 sources, Software: 4 sources</li> <li>• Priority levels: 7 levels</li> </ul>
Watchdog Timer		15 bits $\times$ 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits $\times$ 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits $\times$ 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits $\times$ 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits $\times$ 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits $\times$ 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode
	Timer RF	16 bits $\times$ 1 (with capture/compare register pin and compare register pin) Input capture mode, output compare mode

**Table 1.4 Specifications for R8C/2B Group (2)**

Item	Function	Specification
Serial Interface	UART0, UART1, UART2	Clock synchronous serial I/O/UART x 3
Clock Synchronous Serial I/O with Chip Select (SSU)		1 (shared with I <sup>2</sup> C-bus)
I <sup>2</sup> C bus <sup>(1)</sup>		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution x 12 channels, includes sample and hold function
D/A Converter		8-bit resolution x 2 circuits
Flash Memory		<ul style="list-style-type: none"> <li>• Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>• Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM)</li> <li>• Program security: ROM code protect, ID code check</li> <li>• Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V)
Current consumption		12 mA (VCC = 5.0 V, f(XIN) = 20 MHz) 5.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) 2.1 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) 0.65 μA (VCC = 3.0 V, stop mode)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) <sup>(2)</sup> -20 to 105°C (Y version) <sup>(3)</sup>
Package		64-pin LQFP <ul style="list-style-type: none"> <li>• Package code: PLQP0064KB-A (previous code: 64P6Q-A)</li> <li>• Package code: PLQP0064GA-A (previous code: 64P6U-A)</li> </ul> 64-pin FLGA <ul style="list-style-type: none"> <li>• Package code: PTLG0064JA-A (previous code: 64F0G)</li> </ul>

## NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D version if D version functions are to be used.
3. Please contact Renesas Technology sales offices for the Y version.

**Table 1.7 Pin Name Information by Pin Number (1)**

Pin Number	Control Pin	Port	I/O Pin Functions for of Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter
1		P3_3				SSI		
2		P3_4				SCS	SDA	
3	MODE							
4	XCIN	P4_3						
5	XCOU	P4_4						
6	RESET							
7	XOUT	P4_7						
8	VSS/AVSS							
9	XIN	P4_6						
10	VCC/AVCC							
11		P5_4		TRCIOD				
12		P5_3		TRCIOC				
13		P5_2		TRCIOB				
14		P5_1		TRCIOA/TRCTR				
15		P5_0		TRCCLK				
16		P2_7		TRDIOD1				
17		P2_6		TRDIOC1				
18		P2_5		TRDIQB1				
19		P2_4		TRDIOA1				
20		P2_3		TRDIOD0				
21		P2_2		TRDIOC0				
22		P2_1		TRDIQB0				
23		P2_0		TRDIOA0/TRDCLK				
24		P1_7	INT1	TRAIO				
25		P1_6			CLK0			
26		P1_5	(INT1) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0			
27		P1_4			TXD0			
28		P8_6						
29		P8_5		TRFO12				
30		P8_4		TRFO11				
31		P8_3		TRFO10/TRFI				
32		P8_2		TRFO02				
33		P8_1		TRFO01				
34		P8_0		TRFO00				
35		P6_0		TREO				
36		P4_5	INT0	INT0				
37		P6_6	INT2		TXD1			
38		P6_7	INT3		RXD1			
39		P6_5			(CLK1) <sup>(1)</sup> / CLK2			
40		P6_4			RXD2			
41		P6_3			TXD2			
42		P3_1		TRBO				
43		P3_0		TRA0				
44		P3_6	(INT1) <sup>(1)</sup>					
45		P3_2	(INT2) <sup>(1)</sup>					

NOTE:

1. Can be assigned to the pin in parentheses by a program.

## 1.5 Pin Functions

Tables 1.9 and 1.10 list Pin Functions.

**Table 1.9 Pin Functions (1)**

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	–	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	–	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	$\overline{\text{RESET}}$	I	Input “L” on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XIN clock output	XOUT	O	
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOU pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOU pin open.
XCIN clock output	XCOU	O	
$\overline{\text{INT}}$ interrupt input	$\overline{\text{INT0}}$ to $\overline{\text{INT3}}$	I	$\overline{\text{INT}}$ interrupt input pins. $\overline{\text{INT0}}$ is timer RD input pin. $\overline{\text{INT1}}$ is timer RA input pin.
Key input interrupt	$\overline{\text{KI0}}$ to $\overline{\text{KI3}}$	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	O	Timer RA output pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCLK	I	External clock input pin
	TRCTR	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIO, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	O	Divided clock output pin
Timer RF	TRFI	I	Timer RF input pin
	TRFO00 to TRFO02, TRFO10 to TRFO12	O	Timer RF output pins
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	O	Serial data output pins
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	$\overline{\text{SCS}}$	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter

I: Input      O: Output      I/O: Input and output

NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

**Table 4.3 SFR Information (3)(1)**

Address	Register	Symbol	After reset
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh			XXh
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h	SS Control Register H / IIC bus Control Register 1 <sup>(2)</sup>	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 <sup>(2)</sup>	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register <sup>(2)</sup>	SSMR / ICMR	00011000b
00BBh	SS Enable Register / IIC bus Interrupt Enable Register <sup>(2)</sup>	SSER / ICIER	00h
00BCh	SS Status Register / IIC bus Status Register <sup>(2)</sup>	SSSR / ICSR	00h / 0000X000b
00BDh	SS Mode Register 2 / Slave Address Register <sup>(2)</sup>	SSMR2 / SAR	00h
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register <sup>(2)</sup>	SSTDR / ICDRT	FFh
00BFh	SS Receive Data Register / IIC bus Receive Data Register <sup>(2)</sup>	SSRDR / ICDDR	FFh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

**Table 4.5 SFR Information (5)(1)**

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Clock Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011111b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h			
0134h			
0135h			
0136h			
0137h	Timer RD Start Register	TRDSTR	1111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Dh	Timer RD Output Control Register	TRDOCR	00h
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h

## NOTE:

1. The blank regions are reserved. Do not access locations in these regions

**Table 4.7 SFR Information (7)(1)**

Address	Register	Symbol	After reset
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

**Table 4.9 SFR Information (9)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0200h			
0201h			
0202h			
0203h			
0204h			
0205h			
0206h			
0207h			
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh			
020Fh			
0210h			
0211h			
0212h			
0213h			
0214h			
0215h			
0216h			
0217h			
0218h			
0219h			
021Ah			
021Bh			
021Ch			
021Dh			
021Eh			
021Fh			
0220h			
0221h			
0222h			
0223h			
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			
0230h			
0231h			
0232h			
0233h			
0234h			
0235h			
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch			
023Dh			
023Eh			
023Fh			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

**Table 4.12 SFR Information (12)(1)**

Address	Register	Symbol	After reset
02C0h	A/D Register 0	AD0	XXh
02C1h			XXh
02C2h			
02C3h			
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h			
02CAh			
02CBh			
02CCh			
02CDh			
02CEh			
02CFh			
02D0h			
02D1h			
02D2h			
02D3h			
02D4h	A/D Control Register 2	ADCON2	00001000b
02D5h			
02D6h	A/D Control Register 0	ADCON0	00000011b
02D7h	A/D Control Register 1	ADCON1	00h
02D8h			
02D9h			
02DAh			
02DBh			
02DCh			
02DDh			
02DEh			
02DFh			
02E0h			
02E1h			
02E2h			
02E3h			
02E4h	Port P8 Direction Register	PD8	00h
02E5h			
02E6h	Port P8 Register	P8	XXh
02E7h			
02E8h			
02E9h			
02EAh			
02EBh			
02ECh			
02EDh			
02EEh			
02EFh			
02F0h			
02F1h			
02F2h			
02F3h			
02F4h			
02F5h			
02F6h			
02F7h			
02F8h			
02F9h			
02FAh			
02FBh			
02FCh	Pull-Up Control Register 2	PUR2	XXX00000b
02FDh			
02FEh			
02FFh	Timer RF Output Control Register	TRFOUT	00h
FFFFh	Option Function Select Register	OFS	(Note 2)

X: Undefined

NOTES:


1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

**Table 5.2 Recommended Operating Conditions**

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
V <sub>CC</sub> /AV <sub>CC</sub>	Supply voltage			2.2	–	5.5	V
V <sub>SS</sub> /AV <sub>SS</sub>	Supply voltage			–	0	–	V
V <sub>IH</sub>	Input “H” voltage			0.8 V <sub>CC</sub>	–	V <sub>CC</sub>	V
V <sub>IL</sub>	Input “L” voltage			0	–	0.2 V <sub>CC</sub>	V
I <sub>OH</sub> (sum)	Peak sum output “H” current	Sum of all pins I <sub>OH</sub> (peak)		–	–	–240	mA
I <sub>OH</sub> (sum)	Average sum output “H” current	Sum of all pins I <sub>OH</sub> (avg)		–	–	–120	mA
I <sub>OH</sub> (peak)	Peak output “H” current	Except P2_0 to P2_7		–	–	–10	mA
		P2_0 to P2_7		–	–	–40	mA
I <sub>OH</sub> (avg)	Average output “H” current	Except P2_0 to P2_7		–	–	–5	mA
		P2_0 to P2_7		–	–	–20	mA
I <sub>OL</sub> (sum)	Peak sum output “L” current	Sum of all pins I <sub>OL</sub> (peak)		–	–	240	mA
I <sub>OL</sub> (sum)	Average sum output “L” current	Sum of all pins I <sub>OL</sub> (avg)		–	–	120	mA
I <sub>OL</sub> (peak)	Peak output “L” current	Except P2_0 to P2_7		–	–	10	mA
		P2_0 to P2_7		–	–	40	mA
I <sub>OL</sub> (avg)	Average output “L” current	Except P2_0 to P2_7		–	–	5	mA
		P2_0 to P2_7		–	–	20	mA
f <sub>(XIN)</sub>	XIN clock input oscillation frequency		3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	–	20	MHz
			2.7 V ≤ V <sub>CC</sub> < 3.0 V	0	–	10	MHz
			2.2 V ≤ V <sub>CC</sub> < 2.7 V	0	–	5	MHz
f <sub>(XCIN)</sub>	XCIN clock input oscillation frequency		2.2 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	–	70	kHz
–	System clock	OCD2 = 0 XIN clock selected	3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	–	20	MHz
			2.7 V ≤ V <sub>CC</sub> < 3.0 V	0	–	10	MHz
			2.2 V ≤ V <sub>CC</sub> < 2.7 V	0	–	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	–	125	–	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	–	–	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V	–	–	10	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.2 V ≤ V <sub>CC</sub> ≤ 5.5 V	–	–	5	MHz

## NOTES:

- V<sub>CC</sub> = 2.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- The average output current indicates the average value of current measured during 100 ms.

**Figure 5.1 Ports P0 to P6, P8 Timing Measurement Circuit**




Figure 5.2 Time delay until Suspend

Table 5.7 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>det0</sub>	Voltage detection level		2.2	2.3	2.4	V
–	Voltage detection circuit self power consumption	VCA25 = 1, V <sub>CC</sub> = 5.0 V	–	0.9	–	μA
t <sub>d(E-A)</sub>	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		–	–	300	μs
V <sub>ccmin</sub>	MCU operating voltage minimum value		2.2	–	–	V

## NOTES:

1. The measurement condition is V<sub>CC</sub> = 2.2 V to 5.5 V and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version).
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.8 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>det1</sub>	Voltage detection level		2.70	2.85	3.00	V
–	Voltage monitor 1 interrupt request generation time <sup>(2)</sup>		–	40	–	μs
–	Voltage detection circuit self power consumption	VCA26 = 1, V <sub>CC</sub> = 5.0 V	–	0.6	–	μA
t <sub>d(E-A)</sub>	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		–	–	100	μs

## NOTES:

1. The measurement condition is V<sub>CC</sub> = 2.2 V to 5.5 V and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version).
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V<sub>det1</sub>.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.9 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>det2</sub>	Voltage detection level		3.3	3.6	3.9	V
–	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		–	40	–	μs
–	Voltage detection circuit self power consumption	VCA27 = 1, V <sub>CC</sub> = 5.0 V	–	0.6	–	μA
t <sub>d(E-A)</sub>	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		–	–	100	μs

## NOTES:


1. The measurement condition is V<sub>CC</sub> = 2.2 V to 5.5 V and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V<sub>det2</sub>.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.


**Table 5.10 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics<sup>(3)</sup>**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>por1</sub>	Power-on reset valid voltage <sup>(4)</sup>		–	–	0.1	V
V <sub>por2</sub>	Power-on reset or voltage monitor 0 reset valid voltage		0	–	V <sub>det0</sub>	V
tr <sub>th</sub>	External power V <sub>CC</sub> rise gradient <sup>(2)</sup>		20	–	–	mV/msec

**NOTES:**

- The measurement condition is T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- This condition (external power V<sub>CC</sub> rise gradient) does not apply if V<sub>CC</sub> ≥ 1.0 V.
- To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- tw<sub>(por1)</sub> indicates the duration the external power V<sub>CC</sub> must be held below the effective voltage (V<sub>por1</sub>) to enable a power on reset. When turning on the power for the first time, maintain tw<sub>(por1)</sub> for 30 s or more if -20°C ≤ T<sub>opr</sub> ≤ 85°C, maintain tw<sub>(por1)</sub> for 3,000 s or more if -40°C ≤ T<sub>opr</sub> < -20°C.

**Figure 5.3 Power-on Reset Circuit Electrical Characteristics**



**Figure 5.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)**

**Table 5.16 Electrical Characteristics (1) [V<sub>CC</sub> = 5 V]**


Symbol	Parameter		Condition	Standard			Unit		
				Min.	Typ.	Max.			
V <sub>OH</sub>	Output "H" voltage	Except P2_0 to P2_7, XOUT	I <sub>OH</sub> = -5 mA		V <sub>CC</sub> - 2.0	-	V <sub>CC</sub>	V	
			I <sub>OH</sub> = -200 μA		V <sub>CC</sub> - 0.5	-	V <sub>CC</sub>	V	
	P2_0 to P2_7		Drive capacity HIGH	I <sub>OH</sub> = -20 mA	V <sub>CC</sub> - 2.0	-	V <sub>CC</sub>	V	
			Drive capacity LOW	I <sub>OH</sub> = -5 mA	V <sub>CC</sub> - 2.0	-	V <sub>CC</sub>	V	
	XOUT		Drive capacity HIGH	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 2.0	-	V <sub>CC</sub>	V	
			Drive capacity LOW	I <sub>OH</sub> = -500 μA	V <sub>CC</sub> - 2.0	-	V <sub>CC</sub>	V	
V <sub>OL</sub>	Output "L" voltage	Except P2_0 to P2_7, XOUT	I <sub>OL</sub> = 5 mA		-	-	2.0	V	
			I <sub>OL</sub> = 200 μA		-	-	0.45	V	
	P2_0 to P2_7		Drive capacity HIGH	I <sub>OL</sub> = 20 mA	-	-	2.0	V	
			Drive capacity LOW	I <sub>OL</sub> = 5 mA	-	-	2.0	V	
	XOUT		Drive capacity HIGH	I <sub>OL</sub> = 1 mA	-	-	2.0	V	
			Drive capacity LOW	I <sub>OL</sub> = 500 μA	-	-	2.0	V	
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAI0, TRF1, RXD0, RXD1, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO			0.1	0.5	-	V	
		RESET			0.1	1.0	-	V	
I <sub>IH</sub>	Input "H" current			V <sub>I</sub> = 5 V		-	-	5.0	μA
I <sub>IL</sub>	Input "L" current			V <sub>I</sub> = 0 V		-	-	-5.0	μA
R <sub>PULLUP</sub>	Pull-up resistance			V <sub>I</sub> = 0 V		30	50	167	kΩ
R <sub>IXIN</sub>	Feedback resistance	XIN			-	1.0	-	-	MΩ
R <sub>IXCIN</sub>	Feedback resistance	XCIN			-	18	-	-	MΩ
V <sub>RAM</sub>	RAM hold voltage			During stop mode		1.8	-	-	V

## NOTE:


- V<sub>CC</sub> = 4.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

**Timing Requirements****(Unless Otherwise Specified:  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{\text{opr}} = 25^\circ\text{C}$ ) [ $V_{CC} = 5\text{ V}$ ]****Table 5.18 XIN Input, XCIN Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(\text{XIN})}$	XIN input cycle time	50	–	ns
$t_{\text{WH}(\text{XIN})}$	XIN input “H” width	25	–	ns
$t_{\text{WL}(\text{XIN})}$	XIN input “L” width	25	–	ns
$t_{c(\text{XCIN})}$	XCIN input cycle time	14	–	$\mu\text{s}$
$t_{\text{WH}(\text{XCIN})}$	XCIN input “H” width	7	–	$\mu\text{s}$
$t_{\text{WL}(\text{XCIN})}$	XCIN input “L” width	7	–	$\mu\text{s}$

**Figure 5.8 XIN Input and XCIN Input Timing Diagram when  $V_{CC} = 5\text{ V}$** **Table 5.19 TRAIO Input,  $\overline{\text{INT1}}$  Input**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(\text{TRAIO})}$	TRAIO input cycle time	100	–	ns
$t_{\text{WH}(\text{TRAIO})}$	TRAIO input “H” width	40	–	ns
$t_{\text{WL}(\text{TRAIO})}$	TRAIO input “L” width	40	–	ns

**Figure 5.9 TRAIO Input and  $\overline{\text{INT1}}$  Input Timing Diagram when  $V_{CC} = 5\text{ V}$** **Table 5.20 TRFI Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(\text{TRFI})}$	TRFI input cycle time	400 <sup>(1)</sup>	–	ns
$t_{\text{WH}(\text{TRFI})}$	TRFI input “H” width	200 <sup>(2)</sup>	–	ns
$t_{\text{WL}(\text{TRFI})}$	TRFI input “L” width	200 <sup>(2)</sup>	–	ns

**NOTES:**


1. When using timer RF input capture mode, adjust the cycle time to  $(1/\text{timer RF count source frequency} \times 3)$  or above.
2. When using timer RF input capture mode, adjust the pulse width to  $(1/\text{timer RF count source frequency} \times 1.5)$  or above.

**Figure 5.10 TRFI Input Timing Diagram when  $V_{CC} = 5\text{ V}$**

**Table 5.21 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	200	–	ns
$t_{w(CKH)}$	CLKi input “H” width	100	–	ns
$t_{w(CKL)}$	CLKi input “L” width	100	–	ns
$t_{d(C-Q)}$	TXDi output delay time	–	50	ns
$t_{h(C-Q)}$	TXDi hold time	0	–	ns
$t_{su(D-C)}$	RXDi input setup time	50	–	ns
$t_{h(C-D)}$	RXDi input hold time	90	–	ns

$i = 0$  to  $2$




**Figure 5.11 Serial Interface Timing Diagram when Vcc = 5 V**

**Table 5.22 External Interrupt  $\overline{INTi}$  ( $i = 0, 2, 3$ ) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INT0}$ input “H” width	250 <sup>(1)</sup>	–	ns
$t_{w(INL)}$	$\overline{INT0}$ input “L” width	250 <sup>(2)</sup>	–	ns

**NOTES:**

1. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




**Figure 5.12 External Interrupt  $\overline{INTi}$  Input Timing Diagram when Vcc = 5 V**

**Table 5.28 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	300	–	ns
$t_{w(CKH)}$	CLKi input “H” width	150	–	ns
$t_{w(CKL)}$	CLKi Input “L” width	150	–	ns
$t_{d(C-Q)}$	TXDi output delay time	–	80	ns
$t_h(C-Q)$	TXDi hold time	0	–	ns
$t_{su(D-C)}$	RXDi input setup time	70	–	ns
$t_h(C-D)$	RXDi input hold time	90	–	ns

$i = 0$  to  $2$




**Figure 5.16 Serial Interface Timing Diagram when Vcc = 3 V**

**Table 5.29 External Interrupt  $\overline{INTi}$  ( $i = 0, 2, 3$ ) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INT0}$ input “H” width	380 <sup>(1)</sup>	–	ns
$t_{w(INL)}$	$\overline{INT0}$ input “L” width	380 <sup>(2)</sup>	–	ns

NOTES:

1. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



**Figure 5.17 External Interrupt  $\overline{INTi}$  Input Timing Diagram when Vcc = 3 V**

<b>REVISION HISTORY</b>	<b>R8C/2A Group, R8C/2B Group Datasheet</b>
-------------------------	---

Rev.	Date	Description	
		Page	Summary
0.01	Apr 03, 2006	–	First Edition issued
0.10	Jun 26, 2006	All pages	Pin name revised CMP0_0 → TRFO00, CMP0_1 → TRFO01, CMP0_2 → TRFO02, CMP1_0 → TRFO10, CMP1_1 → TRFO11, CMP1_2 → TRFO12, TRFIN → TRFI
		2, 4	Table 1.1 Specifications for R8C/2A Group (1) and Table 1.3 Specifications for R8C/2B Group (1); I/O Ports: • Input-only: 3 pins → 2 pins revised Interrupts: • Internal: 17 sources → 23 sources revised
		3, 5	Table 1.2 Specifications for R8C/2A Group (2) and Table 1.4 Specifications for R8C/2B Group (2); ROM Correction Function deleted
		8	Figure 1.3 Block Diagram revised
		9	Figure 1.4 Pin Assignment (Top View) revised
		10, 11	Table 1.7 Pin Name Information by Pin Number (1) and Table 1.8 Pin Name Information by Pin Number (2) revised
		12, 13	Table 1.9 Pin Functions (1) and Table 1.10 Pin Functions (2) revised
		19	Table 4.1 SFR Information (1); • 0008h: Module Standby Control Register, MSTCR, 00h added • 001Ch: “00h” → “00h, 1000000b” revised • NOTE6 added
		20	Table 4.2 SFR Information (2); • 005Fh: Capture Interrupt Control Register, CAPIC, XXXX000b added
		22	Table 4.4 SFR Information (4); • 00DCh: “00DDh” → “00DCh” revised • 00F5h: “XXXX00XXb” → “00h” revised
23	Table 4.5 SFR Information (5); • 0105h: LIN Special Function Register, LINCR2, 00h added		
30	Table 4.12 SFR Information (12); • 02C2h, 02C3h: A/D Register 1, AD1, XXh deleted • 02C4h, 02C5h: A/D Register 2, AD2, XXh deleted • 02C6h, 02C7h: A/D Register 3, AD3, XXh deleted		
31	Package Dimensions; “Diagrams showing the latest package dimensions... in the “Packages” section of the Renesas Technology website.” added		
0.20	Sep 15, 2006	31 to 54	5. Electrical Characteristics added
0.30	Dec 22, 2006	6	Table 1.5 and Figure 1.1 revised
		7	Table 1.6 and Figure 1.2 revised
		17	Figure 3.1 revised
		18	Figure 3.2 revised