



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212b7snfa-x6">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212b7snfa-x6</a>

**Table 1.4 Specifications for R8C/2B Group (2)**

Item	Function	Specification
Serial Interface	UART0, UART1, UART2	Clock synchronous serial I/O/UART x 3
Clock Synchronous Serial I/O with Chip Select (SSU)		1 (shared with I <sup>2</sup> C-bus)
I <sup>2</sup> C bus <sup>(1)</sup>		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution x 12 channels, includes sample and hold function
D/A Converter		8-bit resolution x 2 circuits
Flash Memory		<ul style="list-style-type: none"> <li>• Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>• Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM)</li> <li>• Program security: ROM code protect, ID code check</li> <li>• Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V)
Current consumption		12 mA (VCC = 5.0 V, f(XIN) = 20 MHz) 5.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) 2.1 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) 0.65 μA (VCC = 3.0 V, stop mode)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) <sup>(2)</sup> -20 to 105°C (Y version) <sup>(3)</sup>
Package		64-pin LQFP <ul style="list-style-type: none"> <li>• Package code: PLQP0064KB-A (previous code: 64P6Q-A)</li> <li>• Package code: PLQP0064GA-A (previous code: 64P6U-A)</li> <li>64-pin FLGA</li> <li>• Package code: PTLG0064JA-A (previous code: 64F0G)</li> </ul>

## NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D version if D version functions are to be used.
3. Please contact Renesas Technology sales offices for the Y version.

### 1.3 Block Diagram

Figure 1.3 shows a Block Diagram.




Figure 1.3 Block Diagram





Figure 1.5 64-pin FLGA Package Pin Assignment (Top Perspective View)

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



**Figure 2.1 CPU Registers**

## 3. Memory

### 3.1 R8C/2A Group

Figure 3.1 is a Memory Map of R8C/2A Group. The R8C/2A group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses OFFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2A Group

### 3.2 R8C/2B Group

Figure 3.2 is a Memory Map of R8C/2B Group. The R8C/2B group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses OFFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/2B Group

**Table 4.2 SFR Information (2)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXXX000b
004Eh			
004Fh	SSU/IIC Interrupt Control Register <sup>(2)</sup>	SSUIC / IICIC	XXXXXX000b
0050h	Compare 1 Interrupt Control Register	CMP1IC	XXXXXX000b
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Timer RF Interrupt Control Register	TRFIC	XXXXXX000b
005Ch	Compare 0 Interrupt Control Register	CMP0IC	XXXXXX000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXXX000b
005Fh	Capture Interrupt Control Register	CAPIC	XXXXXX000b
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

**Table 4.3 SFR Information (3)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh XXh
00A3h			
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh XXh
00A7h			
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh XXh
00ABh			
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh XXh
00AFh			
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h	SS Control Register H / IIC bus Control Register 1 <sup>(2)</sup>	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 <sup>(2)</sup>	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register <sup>(2)</sup>	SSMR / ICMR	00011000b
00BBh	SS Enable Register / IIC bus Interrupt Enable Register <sup>(2)</sup>	SSER / ICIER	00h
00BCh	SS Status Register / IIC bus Status Register <sup>(2)</sup>	SSSR / ICSR	00h / 0000X000b
00BDh	SS Mode Register 2 / Slave Address Register <sup>(2)</sup>	SSMR2 / SAR	00h
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register <sup>(2)</sup>	SSTDR / ICDRT	FFh
00BFh	SS Receive Data Register / IIC bus Receive Data Register <sup>(2)</sup>	SSRDR / ICDDR	FFh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

**Table 4.8 SFR Information (8)(1)**

Address	Register	Symbol	After reset
01C0h			
01C1h			
01C2h			
01C3h			
01C4h			
01C5h			
01C6h			
01C7h			
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h			
01E1h			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01EC <sub>h</sub>			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F2h			
01F3h			
01F4h			
01F5h			
01F6h			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FC <sub>h</sub>			
01FDh			
01FEh			
01FFh			

## NOTE:

- The blank regions are reserved. Do not access locations in these regions.

**Table 4.9 SFR Information (9)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0200h			
0201h			
0202h			
0203h			
0204h			
0205h			
0206h			
0207h			
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh			
020Fh			
0210h			
0211h			
0212h			
0213h			
0214h			
0215h			
0216h			
0217h			
0218h			
0219h			
021Ah			
021Bh			
021Ch			
021Dh			
021Eh			
021Fh			
0220h			
0221h			
0222h			
0223h			
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			
0230h			
0231h			
0232h			
0233h			
0234h			
0235h			
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch			
023Dh			
023Eh			
023Fh			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

**Table 4.11 SFR Information (11)(1)**

Address	Register	Symbol	After reset
0280h			
0281h			
0282h			
0283h			
0284h			
0285h			
0286h			
0287h			
0288h			
0289h			
028Ah			
028Bh			
028Ch			
028Dh			
028Eh			
028Fh			
0290h	Timer RF Register	TRF	00h 00h
0291h			
0292h			
0293h			
0294h			
0295h			
0296h			
0297h			
0298h			
0299h			
029Ah	Timer RF Control Register 0	TRFCR0	00h
029Bh	Timer RF Control Register 1	TRFCR1	00h
029Ch	Capture / Compare 0 Register	TRFM0	0000h <sup>(2)</sup> FFFFh <sup>(3)</sup>
029Dh			
029Eh	Compare 1 Register	TRFM1	FFh FFh
029Fh			
02A0h			
02A1h			
02A2h			
02A3h			
02A4h			
02A5h			
02A6h			
02A7h			
02A8h			
02A9h			
02AAh			
02ABh			
02ACh			
02ADh			
02AEh			
02AFh			
02B0h			
02B1h			
02B2h			
02B3h			
02B4h			
02B5h			
02B6h			
02B7h			
02B8h			
02B9h			
02BAh			
02BBh			
02BCh			
02BDh			
02BEh			
02BFh			

## NOTES:


1. The blank regions are reserved. Do not access locations in these regions.
2. After input capture mode.
3. After output compare mode.

**Table 5.2 Recommended Operating Conditions**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
Vcc/AVcc	Supply voltage		2.2	—	5.5	V
Vss/AVss	Supply voltage		—	0	—	V
VIH	Input "H" voltage		0.8 Vcc	—	Vcc	V
VIL	Input "L" voltage		0	—	0.2 Vcc	V
I <sub>OH(sum)</sub>	Peak sum output "H" current	Sum of all pins I <sub>OH(peak)</sub>	—	—	-240	mA
I <sub>OH(sum)</sub>	Average sum output "H" current	Sum of all pins I <sub>OH(avg)</sub>	—	—	-120	mA
I <sub>OH(peak)</sub>	Peak output "H" current	Except P2_0 to P2_7	—	—	-10	mA
		P2_0 to P2_7	—	—	-40	mA
I <sub>OH(avg)</sub>	Average output "H" current	Except P2_0 to P2_7	—	—	-5	mA
		P2_0 to P2_7	—	—	-20	mA
I <sub>OL(sum)</sub>	Peak sum output "L" current	Sum of all pins I <sub>OL(peak)</sub>	—	—	240	mA
I <sub>OL(sum)</sub>	Average sum output "L" current	Sum of all pins I <sub>OL(avg)</sub>	—	—	120	mA
I <sub>OL(peak)</sub>	Peak output "L" current	Except P2_0 to P2_7	—	—	10	mA
		P2_0 to P2_7	—	—	40	mA
I <sub>OL(avg)</sub>	Average output "L" current	Except P2_0 to P2_7	—	—	5	mA
		P2_0 to P2_7	—	—	20	mA
f(XIN)	XIN clock input oscillation frequency		3.0 V ≤ Vcc ≤ 5.5 V	0	—	20 MHz
			2.7 V ≤ Vcc < 3.0 V	0	—	10 MHz
			2.2 V ≤ Vcc < 2.7 V	0	—	5 MHz
f(XCIN)	XCIN clock input oscillation frequency		2.2 V ≤ Vcc ≤ 5.5 V	0	—	70 kHz
—	System clock	OCD2 = 0 XIN clock selected	3.0 V ≤ Vcc ≤ 5.5 V	0	—	20 MHz
			2.7 V ≤ Vcc < 3.0 V	0	—	10 MHz
			2.2 V ≤ Vcc < 2.7 V	0	—	5 MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	—	125	— kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 3.0 V ≤ Vcc ≤ 5.5 V	—	—	20 MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.7 V ≤ Vcc ≤ 5.5 V	—	—	10 MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.2 V ≤ Vcc ≤ 5.5 V	—	—	5 MHz

## NOTES:

1. Vcc = 2.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.

**Figure 5.1 Ports P0 to P6, P8 Timing Measurement Circuit**

**Table 5.5 Flash Memory (Program ROM) Electrical Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
–	Program/erase endurance <sup>(2)</sup>	R8C/2A Group	100 <sup>(3)</sup>	–	–	times
		R8C/2B Group	1,000 <sup>(3)</sup>	–	–	times
–	Byte program time		–	50	400	μs
–	Block erase time		–	0.4	9	s
td(SR-SUS)	Time delay from suspend request until suspend		–	–	97+CPU clock × 6 cycles	μs
–	Interval from erase start/restart until following suspend request		650	–	–	μs
–	Interval from program start/restart until following suspend request		0	–	–	ns
–	Time from suspend until program/erase restart		–	–	3+CPU clock × 4 cycles	μs
–	Program, erase voltage		2.7	–	5.5	V
–	Read voltage		2.2	–	5.5	V
–	Program, erase temperature		0	–	60	°C
–	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	–	–	year

## NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).


3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.10 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics<sup>(3)</sup>**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>por1</sub>	Power-on reset valid voltage <sup>(4)</sup>		—	—	0.1	V
V <sub>por2</sub>	Power-on reset or voltage monitor 0 reset valid voltage		0	—	V <sub>det0</sub>	V
t <sub>rth</sub>	External power Vcc rise gradient <sup>(2)</sup>		20	—	—	mV/msec

## NOTES:

1. The measurement condition is T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. This condition (external power VCC rise gradient) does not apply if Vcc ≥ 1.0 V.
3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
4. t<sub>w(por1)</sub> indicates the duration the external power Vcc must be held below the effective voltage (V<sub>por1</sub>) to enable a power on reset. When turning on the power for the first time, maintain t<sub>w(por1)</sub> for 30 s or more if -20°C ≤ T<sub>opr</sub> ≤ 85°C, maintain t<sub>w(por1)</sub> for 3,000 s or more if -40°C ≤ T<sub>opr</sub> < -20°C.

**Figure 5.3 Power-on Reset Circuit Electrical Characteristics**

**Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 2.7 V to 5.5 V -20°C ≤ Topr ≤ 85°C <sup>(2)</sup>	39.2	40	40.8	MHz
		Vcc = 2.7 V to 5.5 V -40°C ≤ Topr ≤ 85°C <sup>(2)</sup>	39.0	40	41.0	MHz
		Vcc = 2.2 V to 5.5 V -20°C ≤ Topr ≤ 85°C <sup>(3)</sup>	35.2	40	44.8	MHz
		Vcc = 2.2 V to 5.5 V -40°C ≤ Topr ≤ 85°C <sup>(3)</sup>	34.0	40	46.0	MHz
	High-speed on-chip oscillator frequency when correction value in FRA7 register is written to FRA1 register	Vcc = 5.0 V, Topr = 25°C	—	36.864	—	MHz
		Vcc = 2.7 V to 5.5 V -20°C ≤ Topr ≤ 85°C	-3%	—	3%	%
—	Value in FRA1 register after reset	—	08h	—	F7h	—
—	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	—	+0.3	—	MHz
—	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	—	10	100	μs
—	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	—	550	—	μA

## NOTES:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. These standard values show when the FRA1 register value after reset is assumed.
3. These standard values show when the correction value in the FRA6 register is written to the FRA1 register.

**Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO-S	Low-speed on-chip oscillator frequency	—	30	125	250	kHz
—	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	—	10	100	μs
—	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	—	15	—	μA

## NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

**Table 5.13 Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>	—	1	—	2000	μs
td(R-S)	STOP exit time <sup>(3)</sup>	—	—	—	150	μs

## NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = 25°C.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.




Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)

**Table 5.16 Electrical Characteristics (1) [Vcc = 5 V]**


Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
VOH	Output "H" voltage	Except P2_0 to P2_7, XOUT	IOH = -5 mA	Vcc - 2.0	-	Vcc	V	
			IOH = -200 µA	Vcc - 0.5	-	Vcc	V	
		P2_0 to P2_7	Drive capacity HIGH	IOH = -20 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	IOH = -5 mA	Vcc - 2.0	-	Vcc	V
		XOUT	Drive capacity HIGH	IOH = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	IOH = -500 µA	Vcc - 2.0	-	Vcc	V
VOL	Output "L" voltage	Except P2_0 to P2_7, XOUT	IOL = 5 mA	-	-	2.0	V	
			IOL = 200 µA	-	-	0.45	V	
		P2_0 to P2_7	Drive capacity HIGH	IOL = 20 mA	-	-	2.0	V
			Drive capacity LOW	IOL = 5 mA	-	-	2.0	V
		XOUT	Drive capacity HIGH	IOL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IOL = 500 µA	-	-	2.0	V
VT+VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, TRFI, RXD0, RXD1, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO		0.1	0.5	-	V	
		RESET		0.1	1.0	-	V	
I <sub>IH</sub>	Input "H" current	VI = 5 V	-	-	5.0	µA		
I <sub>IL</sub>	Input "L" current	VI = 0 V	-	-	-5.0	µA		
R <sub>PULLUP</sub>	Pull-up resistance	VI = 0 V	30	50	167	kΩ		
R <sub>rxIN</sub>	Feedback resistance	XIN	-	1.0	-	MΩ		
R <sub>xcIN</sub>	Feedback resistance	XCIN	-	18	-	MΩ		
V <sub>RAM</sub>	RAM hold voltage	During stop mode	1.8	-	-	V		

## NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

**Table 5.31 Electrical Characteristics (6) [Vcc = 2.2 V]**  
**(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	2.5	— mA
			XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	1	— mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	4	— mA
			XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	1.7	— mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	—	110	300 $\mu$ A
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	—	125	350 $\mu$ A
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	—	27	— $\mu$ A
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	20	60 $\mu$ A
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	12	40 $\mu$ A
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	2.8	— $\mu$ A
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	1.9	— $\mu$ A
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	0.6	3.0 $\mu$ A
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	1.60	— $\mu$ A



REVISION HISTORY		R8C/2A Group, R8C/2B Group Datasheet	
Rev.		Description	
		Page	Summary
0.01	Apr 03, 2006	–	First Edition issued
0.10	Jun 26, 2006	All pages	Pin name revised CMP0_0 → TRFO00, CMP0_1 → TRFO01, CMP0_2 → TRFO02, CMP1_0 → TRFO10, CMP1_1 → TRFO11, CMP1_2 → TRFO12, TRFIN → TRFI
		2, 4	Table 1.1 Specifications for R8C/2A Group (1) and Table 1.3 Specifications for R8C/2B Group (1); I/O Ports: • Input-only: 3 pins → 2 pins revised Interrupts: • Internal: 17 sources → 23 sources revised
		3, 5	Table 1.2 Specifications for R8C/2A Group (2) and Table 1.4 Specifications for R8C/2B Group (2); ROM Correction Function deleted
		8	Figure 1.3 Block Diagram revised
		9	Figure 1.4 Pin Assignment (Top View) revised
		10, 11	Table 1.7 Pin Name Information by Pin Number (1) and Table 1.8 Pin Name Information by Pin Number (2) revised
		12, 13	Table 1.9 Pin Functions (1) and Table 1.10 Pin Functions (2) revised
		19	Table 4.1 SFR Information (1); • 0008h: Module Standby Control Register, MSTCR, 00h added • 001Ch: “00h” → “00h, 10000000b” revised • NOTE6 added
		20	Table 4.2 SFR Information (2); • 005Fh: Capture Interrupt Control Register, CAPIC, XXXXX000b added
		22	Table 4.4 SFR Information (4); • 00DCh: “00DDh” → “00DCh” revised • 00F5h: “XXXX00XXb” → “00h” revised
		23	Table 4.5 SFR Information (5); • 0105h: LIN Special Function Register, LINCR2, 00h added
		30	Table 4.12 SFR Information (12); • 02C2h, 02C3h: A/D Register 1, AD1, XXh deleted • 02C4h, 02C5h: A/D Register 2, AD2, XXh deleted • 02C6h, 02C7h: A/D Register 3, AD3, XXh deleted
		31	Package Dimensions; “Diagrams showing the latest package dimensions... in the “Packages” section of the Renesas Technology website.” added
0.20	Sep 15, 2006	31 to 54	5. Electrical Characteristics added
0.30	Dec 22, 2006	6	Table 1.5 and Figure 1.1 revised
		7	Table 1.6 and Figure 1.2 revised
		17	Figure 3.1 revised
		18	Figure 3.2 revised