



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
	h akti i a
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3K x 8
/oltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212b8snfa-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 1.1 Part Number, Memory Size, and Package of R8C/2A Group




Figure 1.2 Part Number, Memory Size, and Package of R8C/2B Group

1.3 Block Diagram

Figure 1.3 shows a Block Diagram.




Figure 1.3 Block Diagram

1.4 Pin Assignment

Figure 1.4 shows 64-pin LQFP Package Pin Assignment (Top View). Figure 1.5 shows 64-pin FLGA Package Pin Assignment (Top Perspective View). Tables 1.7 and 1.8 outlines the Pin Name Information by Pin Number.




Figure 1.4 64-pin LQFP Package Pin Assignment (Top View)

Table 1.8 Pin Name Information by Pin Number (2)

Ī				I/O Pin Funct	tions for of Pe	eripheral Mo	odules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter
46		P1_3	KI3					AN11
47		P1_2	KI2					AN10
48		P1_1	KI1					AN9
49		P1_0	KI0					AN8
50		P0_0						AN7
51		P0_1						AN6
52		P0_2						AN5
53		P0_3						AN4
54		P0_4						AN3
55		P6_2						
56		P6_1						
57		P0_5			CLK1			AN2
58		P0_6						AN1/DA0
59	VSS/AVSS							
60		P0_7						AN0/DA1
61	VREF	·						
62	VCC/AVCC							
63		P3_7				SSO		
64		P3_5				SSCK	SCL	

Pin Functions (2) **Table 1.10**

Item	Pin Name	I/O Type	Description
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
D/A converter	DA0 to DA1	0	D/A converter output pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_5, P5_0 to P5_4, P6_0 to P6_7, P8_0 to P8_6	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P2_0 to P2_7 also function as LED drive ports.
Input port	P4_6, P4_7	I	Input-only ports

I: Input

O: Output

I/O: Input and output

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



3.2 R8C/2B Group

Figure 3.2 is a Memory Map of R8C/2B Group. The R8C/2B group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/2B Group

SFR Information (3)⁽¹⁾ Table 4.3

Address	Register	Symbol	After reset
0080h	register	Cymbol	Atter reset
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh 009Ch			
009Ch			
009Eh			
009EH			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	UOTB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh			XXh
00B0h 00B1h			
00B2h 00B3h			
00B3h			
00B4H			
00B6h			
00B0H			
00B8h	SS Control Register H / IIC bus Control Register 1 ⁽²⁾	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register ⁽²⁾	SSMR / ICMR	00011000b
00BAII	SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾	SSER / ICIER	00011000B
00BCh		SSSR / ICSR	00h / 0000X000b
	SS Status Register / IIC bus Status Register ⁽²⁾	SSMR2/SAR	00h
00BDh	SS Mode Register 2 / Slave Address Register ⁽²⁾		
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register ⁽²⁾	SSTDR / ICDRT	FFh
00BFh	SS Receive Data Register / IIC bus Receive Data Register ⁽²⁾	SSRDR / ICDRR	FFh

- X: Undefined
 NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.
 2. Selected by the IICSEL bit in the PMR register.

SFR Information (7)⁽¹⁾ Table 4.7

Address	Register	Symbol	After reset
0180h	register	Symbol	Aitei ieset
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh	-		
01AEh	-		
01AFh	-		
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h			40000001//
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h		51100	
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (8)⁽¹⁾ Table 4.8

Address	Register	Symbol	After reset
01C0h			
01C1h			
01C2h			
01C3h			
01C4h			
01C5h			
01C6h			
01C7h			
01C8h			
01C9h			
01CAh			
01CAII			
01CCh			
01CCh			
01000			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h			
01E1h			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F111			
01F3h 01F4h			
01F4h 01F5h			
01F5h			
01500			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FCh			
01FDh			
01FEh			
01FFh			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (9)⁽¹⁾ Table 4.9

0200h 0202h 0202	Address	Register	Symbol	After reset
0201h 0202h 0203h 0203	Address	Register	Symbol	Aitel leset
0202h 0203h 0204h 0205h 0206h 0206h 0208h 021h 021h 021h 021h 021h 021h 021h 021	0200H			
6203h 0205h 6208h 0205h 6207h 0205h 6207h 0205h 6208h 0205h 6210h 021h 621h 021h 622h 021h 622h 022h	020111 0202h			
0204h	0202H			
0205h 0207h 0207h 0207h 0208h 0218h 0228h	0203H			
0206h 0207h 0208h 0209h 0204h 0208h 0208h 0208h 0208h 0208h 020Ch 0208h 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 020Th 020Th 021h 021h 021h 021h 021h 021h 021h 021	0204H			
0207h 0208h 0208h 0200h 0200h 0200h 0200h 0200h 0200h 0200h 0200h 0201h 021d 021d 021d 021d 021d 021d 021d 021d	020311			
0208h 0204h 0204h 0206h 0206h 0206h 0206h 0206h 0206h 0206h 0206h 0210h 0210h 0211h 0211h 0212h 0213h 0214h 0214h 0215h 0216h 0216h 0217h 0216h 0217h 0218h 0217h 0218h 0228h 0238h 0238h 0238h 0238h 0238h 0238h	020011			
0208h 0208h 0208h 0200h 0200h 0200h 020ft 020ft 0210h 021th 021th 021th 021sh 022sh	0207h			
020Ah 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 020Ch 0210h 0211h 0211h 0212h 0213h 0214h 0217h 0218h 0217h 0218h 0219h 0219h 0219h 0219h 021H 0212h 0219h 0219h 0219h 0219h 0219h 0210h 0210h 0210h 0210h 021Ch 0	0208h			
0208h	0209h			
020Ch	020An			
0200h 020Fh 020Fh 0210h 0211h 0211h 0212h 0213h 0214h 0214h 0215h 0215h 0218h 0219h 0219h 0219h 0219h 0219h 0211h 0211h 0212h 021A	020Bn			
020Eh (20Th 0210h (210h 0211h (212h 0213h (214h 0216h (216h 0216h (216h 0217h (217h 0218h (218h 0219h (219h 0210h (210h 0210h (210h 0210h (210h 0210h (210h 0211h (210h 0212h (220h 022th (220h 022th (222h 022th <td>020Ch</td> <td></td> <td></td> <td></td>	020Ch			
020Fh 0210h 0211h 0211h 0213h 0213h 0213h 0216h 0216h 0216h 0216h 0217h 0218h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0210h 0220h 0220h 0220h 0222h 0223h 0233h 0233h 0233h	020Dh			
0210h 0212h 0212h 0213h 0214h 0215h 0215h 0216h 0217h 0218h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0219h 0210h 0210h 0210h 0210h 0210h 0211h 0212h 0221h 0222h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0223h 0228h 0238h 0238h 0238h 0238h 0238h				
0211h 0213h 0213h 0214h 0215h 0215h 0215h 0217h 0218h 0217h 0218h 0219h 0218h 0219h 0218h 0219h 0218h 0219h 0218h 0219h 0210h 0210h 0210h 0210h 0210h 0210h 0220h 0220h 0222h 0222h 0222h 022h 0	020Fh			
0212h 0213h 0214h 0214h 0216h 0217h 0217h 0218h 0219h 0219h 0219h 021h 021h 021h 021h 021h 021h 021h 021	0210h			
0213h	0211h			
0214h 0215h 0216h 0217h 0217h 0218h 0219h 0219h 0218h 0210h 021Dh 021Dh 021Dh 021Dh 0221h 0220h 0221h 0222h 022h 022h 022h	0212h			
0216h 0217h 0218h 0219h 0219h 0218h 0219h 0218h 0218h 0210h 0211h 0211h 0211h 0212h 0212h 0212h 0212h 0212h 022h 02	0213h			
0216h 0217h 0218h 0219h 0219h 0218h 0218h 0216h 0216h 0216h 021Ch 021Dh 021Eh 0220h 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0222h 0222h 0222h 0226h 0227h 0228h 0227h 0228h 0228h 0227h 0228h				
0217h 0218h 0219h 0218h 0218h 021Bh 021Ch 021Ch 021Eh 021Eh 0221Fh 0222h 0221h 0222h 0223h 0223h 0223h 0228h 0233h 0233h 0234h 0235h 0233h 0234h 0238h	0215h			
0218h 021Ah 021Bh 021Ah 021Bh 021Ch 021Ch 021Ch 021Eh 021Eh 021Eh 022Ph 022N 022N 022N 022Sh 022Sh 022Sh 022Sh 022Ph 023Ph	0216h			
0219h 0218h 021Ch 021Ch 021Eh 021Eh 021Eh 0220h 0221h 0222h 0221h 0222h 0225h 0222h 0223h 0222h 0222h 0222h 0222h 0222h 0222h 0223h 0222h 0223h 0223h 0223h 0223h 0226h 022Ch 022Dh 022Ch 022Dh 022Ch 022Bh 022Ch 022Ch 022Bh 022Ch	0217h			
0218h 021Ch 021Dh 021Eh 021Eh 021Eh 022Th 022Th 022th 022th 022th 022sh 022sh 022sh 022sh 022sh 022sh 022sh 022fb 022fb 022fb 022fb 022fb 022fb 023fb 023h 023h 023h 023h 023h 023h 023h 023h	0218h			
021bh 021Ch 021Eh 021Eh 0220h 0221h 0221h 0222h 0222h 0222h 0223h 0225h 0225h 0228h 023h 023h 023h 023h 023h 023h 023h 023	0219h			
021Dh 021Eh 021Fh 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0224h 0226h 0226h 0227h 0228h 0228h 0228h 0228h 0228h 0229h 0229h 0221h 0222h 0221h 0223h 023h 023h 023h 023h 023h 023h 02	021Ah			
021Dh 021Eh 021Fh 0221h 0220h 0221h 0222h 0222h 0222h 0222h 0224h 0226h 0226h 0227h 0228h 0228h 0228h 0228h 0228h 0229h 0229h 0221h 0222h 0221h 0223h 023h 023h 023h 023h 023h 023h 02	021Bh			
021Eh 021Eh 021Fh 022th 022th 022th 022sh 022sh 022sh 022sh 022sh 022sh 022ph	021Ch			
021Fh 0220h 0221h 0222h 0222h 0223h 0224h 0225h 0226h 0226h 0227h 0228h 0229h 0229h 0229h 0222h 0222h 0222h 0222h 0223h 0230h 0231h 0232h 0232h 0233h 0233h 0233h 0233h 0233h 0233h 0238h	021Dh			
021h 022h 022h 022h 022h 022h 022h 022h	021Eh			
0220h 0221h 0222h 0223h 0224h 0225h 0226h 0227h 0228h 0229h 0229h 0222h 0222h 0222h 0222h 0222h 0222h 0222h 0233h 0233h 0331h 0332h 0333h 0334h 0335h 0336h 0337h 0338h 0233h	021Fh			
0221h 0223h 0224h 0225h 0226h 0227h 0228h 0229h 022Bh 022Dh 022Ch 022Ph 022Ph 022Ph 022Ph 023h	0220h			
0222h 0224h 0225h 0226h 0227h 0228h 0229h 022bh 022ch 022ph 023ph 023h	0221h			
0224h 0225h 0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Eh 022Eh 0230h 0231h 0233h 0233h 0234h 0233h 0234h 0235h 0235h 0237h 0238h 0237h 0238h 0238h 0238h 0238h 0239h 0238h 0238h 0238h 0239h 0238h	0222h			
0224h 0226h 0227h 0228h 0228h 0222h 022Ah 022Bh 022Ch 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0233h 0233h 0234h 0238h 0237h 0238h 0237h 0238h	0223h			
0225h 0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0235h 0237h 0238h 0238h 0239h 0238h 0239h	0224h			
0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0235h 0236h 0237h 0239h 0239h 023Bh 023Ch 023Dh	0225h			
0228h 0228h 0228h 0228h 0228h 0228h 022Ch 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0233h 0233h 0233h 0234h 0234h 0235h 0236h 0237h 0238h 0238h 0238h 0239h 0230h 0231h 0231h 0231h	0226h			
0228h 022Ah 022Bh 022Bh 022Ch 02Dh 022Eh 02Eh 022Fh 023Ah 0231h 0232h 0233h 0233h 0234h 0235h 0236h 0237h 0237h 0238h 0239h 023Ah 0238h 023Ah 023Bh 023Ch 023Dh 023Ch	0227h			
0229h 022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Ah 023Bh 023Ch 023Ch	0227H			
022Ah 022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 023Ah 023Ah 023Bh 023Ch 023Dh	0220h			
022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0232h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Ah 023Ah 023Ah 023Ah 023Ah 023Bh 023Ch 023Ch 023Dh	0223h			
022Ch 022Dh 022Eh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0237h 0238h 0239h 023Ah 023Bh 023Bh 023Ch 023Ch 023Dh 023Dh	022AII			
022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	022DII	 		
022Eh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 0239h 023Ah 023Bh 023Bh 023Ch 023Dh	022Dh	 		
022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	022DII	 		
0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	022EII			
0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0237h 0238h 0239h 0239h 023Ah 023Ah 023Ah 023Ah 023Bh 023Ch	022FN			
0232h 0233h 0234h 0235h 0235h 0236h 0237h 0238h 0238h 0239h 023Ah 023Bh 023Ah 023Bh 023Bh 023Bh 023Bh 023Ch	023UN			
0233h 0234h 0235h 0236h 0237h 0238h 0239h 0239h 023Ah 023Bh 023Bh 023Bh 023Bh 023Ch 023Dh	U231N			
0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Ah 023Bh 023Ch 023Dh				
0235h 0236h 0237h 0238h 0239h 0238h 0238h 023Ah 023Bh 023Bh 023Ch 023Dh				
0236h 0237h 0238h 0239h 023Ah 023Bh 023Bh 023Ch 023Dh				
0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh	0235h			
0238h 0239h 023Ah 023Bh 023Ch 023Dh				
0239h 023Ah 023Bh 023Ch 023Dh	0237h			
023Ah 023Bh 023Ch 023Dh	0238h			
023Bh 023Ch 023Dh				
023Bh 023Ch 023Dh	023Ah			
023Ch 023Dh	023Bh			
023Dh	023Ch			
	023Dh			
023Eh	023Eh			
023Fh	00055			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Electrical Characteristics 5.

The electrical characteristics of N version (Topr = -20° C to 85° C) and D version (Topr = -40° C to 85° C) are listed below.

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version (Topr = -20°C to 105°C).

Table 5.1 **Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	700	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.3 A/D Converter Characteristics(1)

Cumbal	mbol Parameter	Doromotor	Conditions		Standard		
Symbol	'	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC	_	-	10	Bit
=	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	_	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	_	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	_	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	_	-	±2	LSB
		10-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	_	-	±5	LSB
		8-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	_	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	=	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μS
Vref	Reference voltag	e		2.2	-	AVcc	V
VIA	Analog input volta	age ⁽²⁾		0	-	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	_	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	_	10	MHz
		Without sample and hold	Vref = AVCC = 2.2 to 5.5 V	0.25	_	5	MHz
		With sample and hold	Vref = AVCC = 2.2 to 5.5 V	1	-	5	MHz

NOTES:

- Vcc/AVcc = Vref = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

D/A Converter Characteristics(1) Table 5.4

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
_	Resolution		=	=	8	Bit
_	Absolute accuracy		=	=	1.0	%
tsu	Setup time		-	-	3	μS
Ro	Output resistor		4	10	20	kΩ
lVref	Reference power input current	(NOTE 2)	-	-	1.5	mA

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Also, even if the VCUT bit in the ADCON1 register is set to 0 (VREF not connected), Ivref flows into the D/A converters.

Table 5.6 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Unit		
Symbol	Falametei	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance ⁽²⁾		10,000(3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		=	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		=	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	-	ns
_	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	_	5.5	V
=	Program, erase temperature		-20(8)	-	85	°C
_	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	_	-	year

NOTES:

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).


- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 3.10 Fower-on Neset Circuit, voltage Wollitor o Neset Electrical Ciraracteristics,	Table 5.10	Power-on Reset Circuit.	, Voltage Monitor 0 Reset Electrical Characteristics(3)
--	-------------------	-------------------------	---

Symbol	Parameter	Condition	Standard			Unit
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient(2)		20	-	-	mV/msec

NOTES:

- 1. The measurement condition is $T_{OPT} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- This condition (external power VCC rise gradient) does not apply if $Vcc \ge 1.0 \text{ V}$.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$, maintain tw(por1) for 3,000 s or more if -40° C \leq Topr $< -20^{\circ}$ C.



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.3 **Power-on Reset Circuit Electrical Characteristics**

Timing requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

Table 5.32 XIN Input, XCIN Input

Symbol	Parameter	Stan	Unit	
Symbol	Falanielei			Max.
tc(XIN)	XIN input cycle time	200	=	ns
twh(xin)	XIN input "H" width	90	-	ns
tWL(XIN)	XIN input "L" width	90	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	-	μS
tWL(XCIN)	XCIN input "L" width	7	=	μS




Figure 5.18 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

Table 5.33 TRAIO Input, INT1 Input

Symbol	Parameter	Stan	Unit	
Symbol	symbol Farameter		Max.	Offic
tc(TRAIO)	TRAIO input cycle time	TBD	-	ns
twh(traio)	TRAIO input "H" width	TBD	=	ns
tWL(TRAIO)	TRAIO input "L" width	TBD	-	ns



Figure 5.19 TRAIO Input and $\overline{\text{INT1}}$ Input Timing Diagram when Vcc = 2.2 V

Table 5.34 TRFI Input

Symbol	Parameter	Stan	Unit	
Symbol	Falanielei			Max.
tc(TRFI)	TRFI input cycle time	2000(1)	-	ns
twh(TRFI)	TRFI input "H" width	1000(2)	-	ns
twl(TRFI)	TRFI input "L" width	1000(2)	-	ns

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.




Figure 5.20 TRFI Input Timing Diagram when Vcc = 2.2 V

Table 5.35 Serial Interface

Symbol	Parameter	Stan	Unit	
	Falameter			Max.
tc(CK)	CLKi input cycle time	800	=	ns
tW(CKH)	CLKi input "H" width	400	-	ns
tW(CKL)	CLKi input "L" width	400	-	ns
td(C-Q)	TXDi output delay time	=	200	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	150	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 to 2




Figure 5.21 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.36 External Interrupt $\overline{\text{INTi}}$ (i = 0, 2, 3) Input

Symbol	Parameter	Stan	Unit	
Symbol	Falametel			Max.
tW(INH)	INTO input "H" width	1000(1)	-	ns
tW(INL)	INT0 input "L" width		-	ns

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.22 External Interrupt INTi Input Timing Diagram when Vcc = 2.2 V

REVISION HISTORY

R8C/2A Group, R8C/2B Group Datasheet

Day	Dete		Description	
Rev.	Date	Page	Summary	
0.01	Apr 03, 2006	_	First Edition issued	
0.10	Jun 26, 2006	All pages	Pin name revised $ {\sf CMP0_0} \to {\sf TRFO00}, {\sf CMP0_1} \to {\sf TRFO01}, {\sf CMP0_2} \to {\sf TRFO02}, \\ {\sf CMP1_0} \to {\sf TRFO10}, {\sf CMP1_1} \to {\sf TRFO11}, {\sf CMP1_2} \to {\sf TRFO12}, \\ {\sf TRFIN} \to {\sf TRFI} $	
		2, 4	Table 1.1 Specifications for R8C/2A Group (1) and Table 1.3 Specifications for R8C/2B Group (1); I/O Ports: • Input-only: 3 pins → 2 pins revised Interrupts: • Internal: 17 sources → 23 sources revised	
		3, 5	Table 1.2 Specifications for R8C/2A Group (2) and Table 1.4 Specifications for R8C/2B Group (2); ROM Correction Function deleted	
		8	Figure 1.3 Block Diagram revised	
		9	Figure 1.4 Pin Assignment (Top View) revised	
		10, 11	Table 1.7 Pin Name Information by Pin Number (1) and Table 1.8 Pin Name Information by Pin Number (2) revised	
		12, 13	Table 1.9 Pin Functions (1) and Table 1.10 Pin Functions (2) revised	
		19	Table 4.1 SFR Information (1); • 0008h: Module Standby Control Register, MSTCR, 00h added • 001Ch: "00h" → "00h, 10000000b" revised • NOTE6 added	
		20	Table 4.2 SFR Information (2); • 005Fh: Capture Interrupt Control Register, CAPIC, XXXXX000b added	
		22	Table 4.4 SFR Information (4); • 00DCh: "00DDh" → "00DCh" revised • 00F5h: "XXXX00XXb" → "00h" revised	
		23	Table 4.5 SFR Information (5); • 0105h: LIN Special Function Register, LINCR2, 00h added	
		30	Table 4.12 SFR Information (12); • 02C2h, 02C3h: A/D Register 1, AD1, XXh deleted • 02C4h, 02C5h: A/D Register 2, AD2, XXh deleted • 02C6h, 02C7h: A/D Register 3, AD3, XXh deleted	
		31	Package Dimensions; "Diagrams showing the latest package dimensions in the "Packages" section of the Renesas Technology website." added	
0.20	Sep 15, 2006	31 to 54	5. Electrical Characteristics added	
0.30	Dec 22, 2006	6	Table 1.5 and Figure 1.1 revised	
		7	Table 1.6 and Figure 1.2 revised	
		17	Figure 3.1 revised	
		18	Figure 3.2 revised	

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the development of the development of the development of the procedure of the development of the de



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510