



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SIO, SSU, UART/USART |
| Peripherals | POR, PWM, Voltage Detect, WDT |
| Number of I/O | 55 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 3K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 5.5V |
| Data Converters | A/D 12x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LFQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212b8snfp-v2 |

1. Overview

1.1 Features

The R8C/2A Group and R8C/2B Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2B Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/2A Group and R8C/2B Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

Table 1.2 Specifications for R8C/2A Group (2)

| Item | Function | Specification |
|---|---------------------|---|
| Serial Interface | UART0, UART1, UART2 | Clock synchronous serial I/O/UART x 3 |
| Clock Synchronous Serial I/O with Chip Select (SSU) | | 1 (shared with I ² C-bus) |
| I ² C bus ⁽¹⁾ | | 1 (shared with SSU) |
| LIN Module | | Hardware LIN: 1 (timer RA, UART0) |
| A/D Converter | | 10-bit resolution x 12 channels, includes sample and hold function |
| D/A Converter | | 8-bit resolution x 2 circuits |
| Flash Memory | | <ul style="list-style-type: none"> • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 100 times • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function |
| Operating Frequency/Supply Voltage | | f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V) |
| Current consumption | | 12 mA (VCC = 5.0 V, f(XIN) = 20 MHz) 5.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) 2.1 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) 0.65 μ A (VCC = 3.0 V, stop mode) |
| Operating Ambient Temperature | | -20 to 85°C (N version) -40 to 85°C (D version) ⁽²⁾ -20 to 105°C (Y version) ⁽³⁾ |
| Package | | 64-pin LQFP • Package code: PLQP0064KB-A (previous code: 64P6Q-A) • Package code: PLQP0064GA-A (previous code: 64P6U-A) 64-pin FLGA • Package code: PTLG0064JA-A (previous code: 64F0G) |

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D version if D version functions are to be used.
3. Please contact Renesas Technology sales offices for the Y version.

Table 1.4 Specifications for R8C/2B Group (2)

| Item | Function | Specification |
|---|---------------------|---|
| Serial Interface | UART0, UART1, UART2 | Clock synchronous serial I/O/UART x 3 |
| Clock Synchronous Serial I/O with Chip Select (SSU) | | 1 (shared with I ² C-bus) |
| I ² C bus ⁽¹⁾ | | 1 (shared with SSU) |
| LIN Module | | Hardware LIN: 1 (timer RA, UART0) |
| A/D Converter | | 10-bit resolution x 12 channels, includes sample and hold function |
| D/A Converter | | 8-bit resolution x 2 circuits |
| Flash Memory | | <ul style="list-style-type: none"> • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function |
| Operating Frequency/Supply Voltage | | f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V) |
| Current consumption | | 12 mA (VCC = 5.0 V, f(XIN) = 20 MHz) 5.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) 2.1 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) 0.65 μ A (VCC = 3.0 V, stop mode) |
| Operating Ambient Temperature | | -20 to 85°C (N version) -40 to 85°C (D version) ⁽²⁾ -20 to 105°C (Y version) ⁽³⁾ |
| Package | | 64-pin LQFP • Package code: PLQP0064KB-A (previous code: 64P6Q-A) • Package code: PLQP0064GA-A (previous code: 64P6U-A) 64-pin FLGA • Package code: PTLG0064JA-A (previous code: 64F0G) |

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D version if D version functions are to be used.
3. Please contact Renesas Technology sales offices for the Y version.

1.2 Product List

Table 1.5 lists Product List for R8C/2A Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2A Group, Table 1.6 lists Product List for R8C/2B Group, and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/2B Group.

Table 1.5 Product List for R8C/2A Group

Current of Nov. 2007

| Part No. | ROM Capacity | RAM Capacity | Package Type | Remarks | | |
|-----------------|--------------|--------------|--------------|-----------|--|--|
| R5F212A7SNFP | 48 Kbytes | 2.5 Kbytes | PLQP0064KB-A | N version | | |
| R5F212A7SNFA | 48 Kbytes | 2.5 Kbytes | PLQP0064GA-A | | | |
| R5F212A7SNLG | 48 Kbytes | 2.5 Kbytes | PTLG0064JA-A | | | |
| R5F212A8SNFP | 64 Kbytes | 3 Kbytes | PLQP0064KB-A | | | |
| R5F212A8SNFA | 64 Kbytes | 3 Kbytes | PLQP0064GA-A | | | |
| R5F212A8SNLG | 64 Kbytes | 3 Kbytes | PLTG0064JA-A | | | |
| R5F212AASNFP | 96 Kbytes | 7 Kbytes | PLQP0064KB-A | | | |
| R5F212AASNFA | 96 Kbytes | 7 Kbytes | PLQP0064GA-A | | | |
| R5F212AASNLG | 96 Kbytes | 7 Kbytes | PLTG0064JA-A | | | |
| R5F212ACSNFP | 128 Kbytes | 7.5 Kbytes | PLQP0064KB-A | | | |
| R5F212ACSNFA | 128 Kbytes | 7.5 Kbytes | PLQP0064GA-A | | | |
| R5F212ACSNLG | 128 Kbytes | 7.5 Kbytes | PLTG0064JA-A | | | |
| R5F212A7SDFP | 48 Kbytes | 2.5 Kbytes | PLQP0064KB-A | D version | | |
| R5F212A7SDFA | 48 Kbytes | 2.5 Kbytes | PLQP0064GA-A | | | |
| R5F212A8SDFP | 64 Kbytes | 3 Kbytes | PLQP0064KB-A | | | |
| R5F212A8SDFA | 64 Kbytes | 3 Kbytes | PLQP0064GA-A | | | |
| R5F212AASDFP | 96 Kbytes | 7 Kbytes | PLQP0064KB-A | | | |
| R5F212AASDFA | 96 Kbytes | 7 Kbytes | PLQP0064GA-A | | | |
| R5F212ACSDFP | 128 Kbytes | 7.5 Kbytes | PLQP0064KB-A | | | |
| R5F212ACSDFA | 128 Kbytes | 7.5 Kbytes | PLQP0064GA-A | | | |
| R5F212A7SNXXXFP | 48 Kbytes | 2.5 Kbytes | PLQP0064KB-A | N version | Factory programming product ⁽¹⁾ | |
| R5F212A7SNXXXFA | 48 Kbytes | 2.5 Kbytes | PLQP0064GA-A | | | |
| R5F212A7SNXXXLG | 48 Kbytes | 2.5 Kbytes | PTLG0064JA-A | | | |
| R5F212A8SNXXXFP | 64 Kbytes | 3 Kbytes | PLQP0064KB-A | | | |
| R5F212A8SNXXXFA | 64 Kbytes | 3 Kbytes | PLQP0064GA-A | | | |
| R5F212A8SNXXXLG | 64 Kbytes | 3 Kbytes | PLTG0064JA-A | | | |
| R5F212AASNXXXFP | 96 Kbytes | 7 Kbytes | PLQP0064KB-A | | | |
| R5F212AASNXXXFA | 96 Kbytes | 7 Kbytes | PLQP0064GA-A | | | |
| R5F212AASNXXXLG | 96 Kbytes | 7 Kbytes | PLTG0064JA-A | | | |
| R5F212ACSNXXXFP | 128 Kbytes | 7.5 Kbytes | PLQP0064KB-A | | | |
| R5F212ACSNXXXFA | 128 Kbytes | 7.5 Kbytes | PLQP0064GA-A | | | |
| R5F212ACSNXXXLG | 128 Kbytes | 7.5 Kbytes | PLTG0064JA-A | | | |
| R5F212A7SDXXXFP | 48 Kbytes | 2.5 Kbytes | PLQP0064KB-A | D version | | |
| R5F212A7SDXXXFA | 48 Kbytes | 2.5 Kbytes | PLQP0064GA-A | | | |
| R5F212A8SDXXXFP | 64 Kbytes | 3 Kbytes | PLQP0064KB-A | | | |
| R5F212A8SDXXXFA | 64 Kbytes | 3 Kbytes | PLQP0064GA-A | | | |
| R5F212AASDXXXFP | 96 Kbytes | 7 Kbytes | PLQP0064KB-A | | | |
| R5F212AASDXXXFA | 96 Kbytes | 7 Kbytes | PLQP0064GA-A | | | |
| R5F212ACSDXXXFP | 128 Kbytes | 7.5 Kbytes | PLQP0064KB-A | | | |
| R5F212ACSDXXXFA | 128 Kbytes | 7.5 Kbytes | PLQP0064GA-A | | | |

NOTE:

1. The user ROM is programmed before shipment.

Table 1.10 Pin Functions (2)

| Item | Pin Name | I/O Type | Description |
|---------------|---|----------|---|
| A/D converter | AN0 to AN11 | I | Analog input pins to A/D converter |
| D/A converter | DA0 to DA1 | O | D/A converter output pins |
| I/O port | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_5, P5_0 to P5_4, P6_0 to P6_7, P8_0 to P8_6 | I/O | CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P2_0 to P2_7 also function as LED drive ports. |
| Input port | P4_6, P4_7 | I | Input-only ports |

I: Input O: Output I/O: Input and output

Table 4.3 SFR Information (3)⁽¹⁾

| Address | Register | Symbol | After reset |
|---------|---|---------------|-----------------|
| 0080h | | | |
| 0081h | | | |
| 0082h | | | |
| 0083h | | | |
| 0084h | | | |
| 0085h | | | |
| 0086h | | | |
| 0087h | | | |
| 0088h | | | |
| 0089h | | | |
| 008Ah | | | |
| 008Bh | | | |
| 008Ch | | | |
| 008Dh | | | |
| 008Eh | | | |
| 008Fh | | | |
| 0090h | | | |
| 0091h | | | |
| 0092h | | | |
| 0093h | | | |
| 0094h | | | |
| 0095h | | | |
| 0096h | | | |
| 0097h | | | |
| 0098h | | | |
| 0099h | | | |
| 009Ah | | | |
| 009Bh | | | |
| 009Ch | | | |
| 009Dh | | | |
| 009Eh | | | |
| 009Fh | | | |
| 00A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | U0TB | XXh |
| 00A3h | | | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | U0RB | XXh |
| 00A7h | | | XXh |
| 00A8h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 00A9h | UART1 Bit Rate Register | U1BRG | XXh |
| 00AAh | UART1 Transmit Buffer Register | U1TB | XXh |
| 00ABh | | | XXh |
| 00ACh | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000b |
| 00ADh | UART1 Transmit/Receive Control Register 1 | U1C1 | 00000010b |
| 00AEh | UART1 Receive Buffer Register | U1RB | XXh |
| 00AFh | | | XXh |
| 00B0h | | | |
| 00B1h | | | |
| 00B2h | | | |
| 00B3h | | | |
| 00B4h | | | |
| 00B5h | | | |
| 00B6h | | | |
| 00B7h | | | |
| 00B8h | SS Control Register H / IIC bus Control Register 1 ⁽²⁾ | SSCRH / ICCR1 | 00h |
| 00B9h | SS Control Register L / IIC bus Control Register 2 ⁽²⁾ | SSCRL / ICCR2 | 01111101b |
| 00BAh | SS Mode Register / IIC bus Mode Register ⁽²⁾ | SSMR / ICMR | 00011000b |
| 00BBh | SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾ | SSER / ICIER | 00h |
| 00BCh | SS Status Register / IIC bus Status Register ⁽²⁾ | SSSR / ICSR | 00h / 0000X000b |
| 00BDh | SS Mode Register 2 / Slave Address Register ⁽²⁾ | SSMR2 / SAR | 00h |
| 00BEh | SS Transmit Data Register / IIC bus Transmit Data Register ⁽²⁾ | SSTDR / ICDRT | FFh |
| 00BFh | SS Receive Data Register / IIC bus Receive Data Register ⁽²⁾ | SSRDR / ICDRR | FFh |

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

Table 4.12 SFR Information (12)(1)

| Address | Register | Symbol | After reset |
|---------|----------------------------------|--------|-------------|
| 02C0h | A/D Register 0 | AD0 | XXh |
| 02C1h | | | XXh |
| 02C2h | | | |
| 02C3h | | | |
| 02C4h | | | |
| 02C5h | | | |
| 02C6h | | | |
| 02C7h | | | |
| 02C8h | | | |
| 02C9h | | | |
| 02CAh | | | |
| 02CBh | | | |
| 02CCh | | | |
| 02CDh | | | |
| 02CEh | | | |
| 02CFh | | | |
| 02D0h | | | |
| 02D1h | | | |
| 02D2h | A/D Control Register 2 | ADCON2 | 00001000b |
| 02D3h | | | |
| 02D4h | A/D Control Register 0 | ADCON0 | 00000011b |
| 02D5h | | | |
| 02D6h | A/D Control Register 1 | ADCON1 | 00h |
| 02D7h | | | |
| 02D8h | | | |
| 02D9h | | | |
| 02DAh | | | |
| 02DBh | | | |
| 02DCh | | | |
| 02DDh | | | |
| 02DEh | | | |
| 02DFh | | | |
| 02E0h | | | |
| 02E1h | | | |
| 02E2h | | | |
| 02E3h | | | |
| 02E4h | Port P8 Direction Register | PD8 | 00h |
| 02E5h | Port P8 Register | P8 | XXh |
| 02E6h | | | |
| 02E7h | | | |
| 02E8h | | | |
| 02E9h | | | |
| 02EAh | | | |
| 02EBh | | | |
| 02ECh | | | |
| 02EDh | | | |
| 02EEh | | | |
| 02EFh | | | |
| 02F0h | | | |
| 02F1h | | | |
| 02F2h | | | |
| 02F3h | | | |
| 02F4h | | | |
| 02F5h | | | |
| 02F6h | | | |
| 02F7h | | | |
| 02F8h | | | |
| 02F9h | | | |
| 02FAh | | | |
| 02FBh | | | |
| 02FCh | Pull-Up Control Register 2 | PUR2 | XXX00000b |
| 02FDh | | | |
| 02FEh | | | |
| 02FFh | Timer RF Output Control Register | TRFOUT | 00h |
| FFFFh | Option Function Select Register | OFS | (Note 2) |

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

5. Electrical Characteristics

The electrical characteristics of N version ($T_{opr} = -20^{\circ}\text{C}$ to 85°C) and D version ($T_{opr} = -40^{\circ}\text{C}$ to 85°C) are listed below.

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version ($T_{opr} = -20^{\circ}\text{C}$ to 105°C).

Table 5.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
|------------------|-------------------------------|--------------------------------|--|--------------------|
| V_{CC}/AV_{CC} | Supply voltage | | -0.3 to 6.5 | V |
| V_I | Input voltage | | -0.3 to $V_{CC} + 0.3$ | V |
| V_O | Output voltage | | -0.3 to $V_{CC} + 0.3$ | V |
| P_d | Power dissipation | $T_{opr} = 25^{\circ}\text{C}$ | 700 | mW |
| T_{opr} | Operating ambient temperature | | -20 to 85 (N version) / -40 to 85 (D version) | $^{\circ}\text{C}$ |
| T_{stg} | Storage temperature | | -65 to 150 | $^{\circ}\text{C}$ |

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

| Symbol | Parameter | Conditions | Standard | | | Unit |
|-------------------------|---|----------------------------|----------------------|------|----------------------------|-------|
| | | | Min. | Typ. | Max. | |
| – | Program/erase endurance ⁽²⁾ | R8C/2A Group | 100 ⁽³⁾ | – | – | times |
| | | R8C/2B Group | 1,000 ⁽³⁾ | – | – | times |
| – | Byte program time | | – | 50 | 400 | μs |
| – | Block erase time | | – | 0.4 | 9 | s |
| t _d (SR-SUS) | Time delay from suspend request until suspend | | – | – | 97+CPU clock × 6 cycles | μs |
| – | Interval from erase start/restart until following suspend request | | 650 | – | – | μs |
| – | Interval from program start/restart until following suspend request | | 0 | – | – | ns |
| – | Time from suspend until program/erase restart | | – | – | 3+CPU clock × 4 cycles | μs |
| – | Program, erase voltage | | 2.7 | – | 5.5 | V |
| – | Read voltage | | 2.2 | – | 5.5 | V |
| – | Program, erase temperature | | 0 | – | 60 | °C |
| – | Data hold time ⁽⁷⁾ | Ambient temperature = 55°C | 20 | – | – | year |

NOTES:

1. V_{CC} = 2.7 to 5.5 V at T_{opr} = 0 to 60°C, unless otherwise specified.
2. Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.10 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics⁽³⁾

| Symbol | Parameter | Condition | Standard | | | Unit |
|-------------------|---|-----------|----------|------|-------------------|---------|
| | | | Min. | Typ. | Max. | |
| V _{por1} | Power-on reset valid voltage ⁽⁴⁾ | | – | – | 0.1 | V |
| V _{por2} | Power-on reset or voltage monitor 0 reset valid voltage | | 0 | – | V _{det0} | V |
| tr _{th} | External power V _{CC} rise gradient ⁽²⁾ | | 20 | – | – | mV/msec |

NOTES:

1. The measurement condition is T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. This condition (external power V_{CC} rise gradient) does not apply if V_{CC} ≥ 1.0 V.
3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
4. t_{w(por1)} indicates the duration the external power V_{CC} must be held below the effective voltage (V_{por1}) to enable a power on reset. When turning on the power for the first time, maintain t_{w(por1)} for 30 s or more if -20°C ≤ T_{opr} ≤ 85°C, maintain t_{w(por1)} for 3,000 s or more if -40°C ≤ T_{opr} < -20°C.


**Figure 5.3 Power-on Reset Circuit Electrical Characteristics**

Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|---------|--|--|----------|--------|------|------|
| | | | Min. | Typ. | Max. | |
| fOCO40M | High-speed on-chip oscillator frequency temperature • supply voltage dependence | VCC = 2.7 V to 5.5 V -20°C ≤ Topr ≤ 85°C ⁽²⁾ | 39.2 | 40 | 40.8 | MHz |
| | | VCC = 2.7 V to 5.5 V -40°C ≤ Topr ≤ 85°C ⁽²⁾ | 39.0 | 40 | 41.0 | MHz |
| | | VCC = 2.2 V to 5.5 V -20°C ≤ Topr ≤ 85°C ⁽³⁾ | 35.2 | 40 | 44.8 | MHz |
| | | VCC = 2.2 V to 5.5 V -40°C ≤ Topr ≤ 85°C ⁽³⁾ | 34.0 | 40 | 46.0 | MHz |
| | High-speed on-chip oscillator frequency when correction value in FRA7 register is written to FRA1 register | VCC = 5.0 V, Topr = 25°C | — | 36.864 | — | MHz |
| | | VCC = 2.7 V to 5.5 V -20°C ≤ Topr ≤ 85°C | -3% | — | 3% | % |
| — | Value in FRA1 register after reset | | 08h | — | F7h | — |
| — | Oscillation frequency adjustment unit of high- speed on-chip oscillator | Adjust FRA1 register (value after reset) to -1 | — | +0.3 | — | MHz |
| — | Oscillation stability time | VCC = 5.0 V, Topr = 25°C | — | 10 | 100 | μs |
| — | Self power consumption at oscillation | VCC = 5.0 V, Topr = 25°C | — | 550 | — | μA |

NOTES:

1. VCC = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. These standard values show when the FRA1 register value after reset is assumed.
3. These standard values show when the correction value in the FRA6 register is written to the FRA1 register.

Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|--------|--|--------------------------|----------|------|------|------|
| | | | Min. | Typ. | Max. | |
| fOCO-S | Low-speed on-chip oscillator frequency | | 30 | 125 | 250 | kHz |
| — | Oscillation stability time | VCC = 5.0 V, Topr = 25°C | — | 10 | 100 | μs |
| — | Self power consumption at oscillation | VCC = 5.0 V, Topr = 25°C | — | 15 | — | μA |

NOTE:

1. VCC = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.13 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|---------|--|-----------|----------|------|------|------|
| | | | Min. | Typ. | Max. | |
| td(P-R) | Time for internal power supply stabilization during power-on ⁽²⁾ | | 1 | — | 2000 | μs |
| td(R-S) | STOP exit time ⁽³⁾ | | — | — | 150 | μs |

NOTES:

1. The measurement condition is VCC = 2.2 to 5.5 V and Topr = 25°C.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.





Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)

Table 5.17 Electrical Characteristics (2) [V_{CC} = 5 V]
(T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)


| Symbol | Parameter | Condition | | Standard | | | Unit |
|--------|---|--|--|----------|------|------|------|
| | | | | Min. | Typ. | Max. | |
| Icc | Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | — | 12 | 20 | mA |
| | | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | — | 10 | 16 | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | — | 7 | — | mA |
| | | | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | — | 5.5 | — | mA |
| | | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | — | 4.5 | — | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | — | 3 | — | mA |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division | — | 6 | 12 | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | — | 2.5 | — | mA |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1 | — | 150 | 400 | μA |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1 | — | 150 | 400 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1 | — | 35 | — | μA |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | — | 30 | 90 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | — | 18 | 55 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | — | 3.5 | — | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | — | 2.3 | — | μA |
| | | | XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | — | 0.7 | 3.0 | μA |
| | | Stop mode | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | — | 1.7 | — | μA |

Timing Requirements**(Unless Otherwise Specified: $V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{op} = 25^\circ\text{C}$) [$V_{CC} = 5\text{ V}$]****Table 5.18 XIN Input, XCIN Input**

| Symbol | Parameter | Standard | | Unit |
|----------------|-----------------------|----------|------|---------------|
| | | Min. | Max. | |
| $t_{c(XIN)}$ | XIN input cycle time | 50 | — | ns |
| $t_{WH(XIN)}$ | XIN input "H" width | 25 | — | ns |
| $t_{WL(XIN)}$ | XIN input "L" width | 25 | — | ns |
| $t_{c(XCIN)}$ | XCIN input cycle time | 14 | — | μs |
| $t_{WH(XCIN)}$ | XCIN input "H" width | 7 | — | μs |
| $t_{WL(XCIN)}$ | XCIN input "L" width | 7 | — | μs |

**Figure 5.8 XIN Input and XCIN Input Timing Diagram when $V_{CC} = 5\text{ V}$** **Table 5.19 TRAIO Input, $\overline{\text{INT1}}$ Input**


| Symbol | Parameter | Standard | | Unit |
|-----------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{c(TRAIO)}$ | TRAIO input cycle time | 100 | — | ns |
| $t_{WH(TRAIO)}$ | TRAIO input "H" width | 40 | — | ns |
| $t_{WL(TRAIO)}$ | TRAIO input "L" width | 40 | — | ns |

**Figure 5.9 TRAIO Input and $\overline{\text{INT1}}$ Input Timing Diagram when $V_{CC} = 5\text{ V}$** **Table 5.20 TRFI Input**

| Symbol | Parameter | Standard | | Unit |
|----------------|-----------------------|--------------------|------|------|
| | | Min. | Max. | |
| $t_{c(TRFI)}$ | TRFI input cycle time | 400 ⁽¹⁾ | — | ns |
| $t_{WH(TRFI)}$ | TRFI input "H" width | 200 ⁽²⁾ | — | ns |
| $t_{WL(TRFI)}$ | TRFI input "L" width | 200 ⁽²⁾ | — | ns |


NOTES:

1. When using timer RF input capture mode, adjust the cycle time to $(1/\text{timer RF count source frequency} \times 3)$ or above.
2. When using timer RF input capture mode, adjust the pulse width to $(1/\text{timer RF count source frequency} \times 1.5)$ or above.


**Figure 5.10 TRFI Input Timing Diagram when $V_{CC} = 5\text{ V}$**

Timing requirements**(Unless Otherwise Specified: $V_{CC} = 3\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{op} = 25^\circ\text{C}$) [$V_{CC} = 3\text{ V}$]****Table 5.25 XIN Input, XCIN Input**

| Symbol | Parameter | Standard | | Unit |
|----------------|-----------------------|----------|------|---------------|
| | | Min. | Max. | |
| $t_{c(XIN)}$ | XIN input cycle time | 100 | – | ns |
| $t_{WH(XIN)}$ | XIN input “H” width | 40 | – | ns |
| $t_{WL(XIN)}$ | XIN input “L” width | 40 | – | ns |
| $t_{c(XCIN)}$ | XCIN input cycle time | 14 | – | μs |
| $t_{WH(XCIN)}$ | XCIN input “H” width | 7 | – | μs |
| $t_{WL(XCIN)}$ | XCIN input “L” width | 7 | – | μs |

**Figure 5.13 XIN Input and XCIN Input Timing Diagram when $V_{CC} = 3\text{ V}$** **Table 5.26 TRAIO Input, $\overline{\text{INT1}}$ Input**


| Symbol | Parameter | Standard | | Unit |
|-----------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{c(TRAIO)}$ | TRAIO input cycle time | 300 | – | ns |
| $t_{WH(TRAIO)}$ | TRAIO input “H” width | 120 | – | ns |
| $t_{WL(TRAIO)}$ | TRAIO input “L” width | 120 | – | ns |

**Figure 5.14 TRAIO Input and $\overline{\text{INT1}}$ Input Timing Diagram when $V_{CC} = 3\text{ V}$** **Table 5.27 TRFI Input**

| Symbol | Parameter | Standard | | Unit |
|----------------|-----------------------|---------------------|------|------|
| | | Min. | Max. | |
| $t_{c(TRFI)}$ | TRFI input cycle time | 1200 ⁽¹⁾ | – | ns |
| $t_{WH(TRFI)}$ | TRFI input “H” width | 600 ⁽²⁾ | – | ns |
| $t_{WL(TRFI)}$ | TRFI input “L” width | 600 ⁽²⁾ | – | ns |

NOTES:

1. When using timer RF input capture mode, adjust the cycle time to $(1/\text{timer RF count source frequency} \times 3)$ or above.
2. When using timer RF input capture mode, adjust the pulse width to $(1/\text{timer RF count source frequency} \times 1.5)$ or above.



**Figure 5.15 TRFI Input Timing Diagram when $V_{CC} = 3\text{ V}$**

**Table 5.31 Electrical Characteristics (6) [V_{CC} = 2.2 V]
(T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

| Symbol | Parameter | Condition | Standard | | | Unit |
|-----------------|--|---|----------|------|------|------|
| | | | Min. | Typ. | Max. | |
| I _{CC} | Power supply current (V _{CC} = 2.2 to 2.7 V) Single-chip mode, output pins are open, other pins are V _{SS} | High-speed clock mode | — | 2.5 | — | mA |
| | | | | 1 | — | mA |
| | | High-speed on-chip oscillator mode | — | 4 | — | mA |
| | | | — | 1.7 | — | mA |
| | | Low-speed on- chip oscillator mode | — | 110 | 300 | μA |
| | | Low-speed clock mode | — | 125 | 350 | μA |
| | | | — | 27 | — | μA |
| | | Wait mode | — | 20 | 60 | μA |
| | | | — | 12 | 40 | μA |
| | | | — | 2.8 | — | μA |
| | | | — | 1.9 | — | μA |
| | | Stop mode | — | 0.6 | 3.0 | μA |
| | | | — | 1.60 | — | μA |

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website.



| | |
|------------------|--------------------------------------|
| REVISION HISTORY | R8C/2A Group, R8C/2B Group Datasheet |
|------------------|--------------------------------------|

| Rev. | Date | Description | |
|------|--------------|-------------|--|
| | | Page | Summary |
| 0.01 | Apr 03, 2006 | – | First Edition issued |
| 0.10 | Jun 26, 2006 | All pages | Pin name revised CMP0_0 → TRFO00, CMP0_1 → TRFO01, CMP0_2 → TRFO02, CMP1_0 → TRFO10, CMP1_1 → TRFO11, CMP1_2 → TRFO12, TRFIN → TRFI |
| | | 2, 4 | Table 1.1 Specifications for R8C/2A Group (1) and Table 1.3 Specifications for R8C/2B Group (1); I/O Ports: • Input-only: 3 pins → 2 pins revised Interrupts: • Internal: 17 sources → 23 sources revised |
| | | 3, 5 | Table 1.2 Specifications for R8C/2A Group (2) and Table 1.4 Specifications for R8C/2B Group (2); ROM Correction Function deleted |
| | | 8 | Figure 1.3 Block Diagram revised |
| | | 9 | Figure 1.4 Pin Assignment (Top View) revised |
| | | 10, 11 | Table 1.7 Pin Name Information by Pin Number (1) and Table 1.8 Pin Name Information by Pin Number (2) revised |
| | | 12, 13 | Table 1.9 Pin Functions (1) and Table 1.10 Pin Functions (2) revised |
| | | 19 | Table 4.1 SFR Information (1); • 0008h: Module Standby Control Register, MSTCR, 00h added • 001Ch: “00h” → “00h, 10000000b” revised • NOTE6 added |
| | | 20 | Table 4.2 SFR Information (2); • 005Fh: Capture Interrupt Control Register, CAPIC, XXXXX000b added |
| | | 22 | Table 4.4 SFR Information (4); • 00DCh: “00DDh” → “00DCh” revised • 00F5h: “XXXX00XXb” → “00h” revised |
| | | 23 | Table 4.5 SFR Information (5); • 0105h: LIN Special Function Register, LINCR2, 00h added |
| | | 30 | Table 4.12 SFR Information (12); • 02C2h, 02C3h: A/D Register 1, AD1, XXh deleted • 02C4h, 02C5h: A/D Register 2, AD2, XXh deleted • 02C6h, 02C7h: A/D Register 3, AD3, XXh deleted |
| | | 31 | Package Dimensions; “Diagrams showing the latest package dimensions... in the “Packages” section of the Renesas Technology website.” added |
| 0.20 | Sep 15, 2006 | 31 to 54 | 5. Electrical Characteristics added |
| 0.30 | Dec 22, 2006 | 6 | Table 1.5 and Figure 1.1 revised |
| | | 7 | Table 1.6 and Figure 1.2 revised |
| | | 17 | Figure 3.1 revised |
| | | 18 | Figure 3.2 revised |

| | |
|------------------|--------------------------------------|
| REVISION HISTORY | R8C/2A Group, R8C/2B Group Datasheet |
|------------------|--------------------------------------|

| Rev. | Date | Description | |
|------|--------------|-------------|--|
| | | Page | Summary |
| 0.30 | Dec 22, 2006 | 19 | Table 4.1; • 000Ah: "00XXX000b" → "00h" revised • 0008h: "Module Standby Control Register" → "Module Operation Enable Register" revised • 000Fh: "00011111b" → "00X11111b" revised |
| | | 37 | Table 5.11 revised |
| 1.00 | Feb 09, 2007 | All pages | "Preliminary" deleted |
| | | 3 | Table 1.2 revised |
| | | 5 | Table 1.4 revised |
| | | 6 | Table 1.5 and Figure 1.1 revised |
| | | 7 | Table 1.6 and Figure 1.2 revised |
| | | 17 | Figure 3.1 revised |
| | | 18 | Figure 3.2 revised |
| | | 19 | Table 4.1; • 0008h: "Module Standby Control Register" → "Module Operation Enable Register" revised • 000Ah: "00XXX000b" → "00h" revised • 000Fh: "00011111b" → "00X11111b" revised • 002Bh: "High-Speed On-Chip Oscillator Control Register 6" added |
| | | 23 | Table 4.5; 0105h: "LIN Control Register 2" register name revised |
| | | 31 | Table 5.2 revised |
| | | 32 | Table 5.3 and Table 5.4; NOTE1 revised |
| | | 37 | Table 5.11 revised |
| | | 44 | Table 5.17 revised |
| | | 46 | Table 5.21 and Figure 5.11; "i = 0 to 2" revised |
| | | 48 | Table 5.24 revised |
| | | 50 | Table 5.28 revised, Figure 5.16 "i = 0 to 2" revised |
| | | 52 | Table 5.31 revised |
| | | 53 | Table 5.34 revised |
| | | 54 | Table 5.35 and Figure 5.21; "i = 0 to 2" revised |
| 2.00 | Oct 17, 2007 | All pages | "PTLG0064JA-A (64F0G) package" added |
| | | 3, 5 | Table 1.2 and Table 1.4; • Operating Ambient Temperature: Y version added • Package: 64-pin FLGA added |
| | | 6 to 7 | Table 1.5 and Figure 1.1 revised |
| | | 8 | Table 1.6 and Figure 1.2 revised |
| | | 10 | Figure 1.4 "64-pin LQFP Package" added |
| | | 11 | Figure 1.5 added |
| | | 19 to 20 | Figure 3.1 and Figure 3.2 revised |
| | | 24 | Table 4.4; 00F5h: "00h" → "000000XXb" revised |

Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guarantees regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510