

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	7.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212bcsdfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Specifications for R8C/2A Group (2) Table 1.2

Item	Function	Specification		
Serial	UARTO, UART1,	Clock synchronous serial I/O/UART x 3		
Interface	UART2			
Clock Synchro	nous Serial I/O with	1 (shared with I ² C-bus)		
Chip Select (S	SU)			
I ² C bus ⁽¹⁾		1 (shared with SSU)		
LIN Module		Hardware LIN: 1 (timer RA, UART0)		
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function		
D/A Converter		8-bit resolution × 2 circuits		
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V		
		Programming and erasure endurance: 100 times		
		Program security: ROM code protect, ID code check		
		Debug functions: On-chip debug, on-board flash rewrite function		
Operating Fred	quency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V)		
Voltage		f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V)		
Current consur	motion	1(XIN) = 5 MHZ (VCC = 2.2 to 5.5 V) 12 mA (VCC = 5.0 V, f(XIN) = 20 MHz)		
Current consul	приоп	5.5 mA (VCC = 3.0 V, f(XIN) = 20 MHz)		
		2.1 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))		
		$0.65 \mu\text{A} (\text{VCC} = 3.0 \text{V}, \text{stop mode})$		
Operating Amb	pient Temperature	-20 to 85°C (N version)		
		-40 to 85°C (D version) ⁽²⁾		
		-20 to 105°C (Y version) ⁽³⁾		
Package		64-pin LQFP		
		Package code: PLQP0064KB-A (previous code: 64P6Q-A)		
		Package code: PLQP0064GA-A (previous code: 64P6U-A)		
		64-pin FLGA		
		Package code: PTLG0064JA-A (previous code: 64F0G)		

- I²C bus is a trademark of Koninklijke Philips Electronics N. V.
 Specify the D version if D version functions are to be used.
 Please contact Renesas Technology sales offices for the Y version.




Figure 1.1 Part Number, Memory Size, and Package of R8C/2A Group





Figure 1.2 Part Number, Memory Size, and Package of R8C/2B Group



64-pin FLGA Package Pin Assignment (Top Perspective View) Figure 1.5

1.5 Pin Functions

Tables 1.9 and 1.10 list Pin Functions.

Table 1.9 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin
Analog power supply input	AVCC, AVSS	_	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to
XIN clock output	XOUT	0	the XIN and XOOT pins(f). To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO to INT3	I	INT interrupt input pins. INT0 is timer RD input pin. INT1 is timer RA input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Timer RF	TRFI	I	Timer RF input pin
	TRFO00 to TRFO02, TRFO10 to TRFO12	0	Timer RF output pins
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter

I: Input NOTE: O: Output

I/O: Input and output

Refer to the oscillator manufacturer for oscillation characteristics.

3. Memory

3.1 R8C/2A Group

Figure 3.1 is a Memory Map of R8C/2A Group. The R8C/2A group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2A Group

3.2 R8C/2B Group

Figure 3.2 is a Memory Map of R8C/2B Group. The R8C/2B group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/2B Group

SFR Information (6)⁽¹⁾ Table 4.6

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
014111 0142h	Timer RD I/O Control Register C0	TRDIORA0	10001000b
0142H	Timer RD Status Register 0	TRDSR0	110001000b
0143H	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0144II 0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11110000b
0146h	Timer RD Counter 0	TRD0	00h
0147h	This is souther o		00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h	,		FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h		TDD001:	00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	Times DD Coursel Desister D4	TDDODD4	FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh 015Ch	Timer RD General Register C1	TRDGRC1	FFh FFh
015Ch	I miner VD General Kegister CT	INDONCI	FFh FFh
015Dh 015Eh	Timer RD General Register D1	TRDGRD1	FFh
015En	Times VD Octicial Megister DT	ומאסמאו	FFh
0160h	UART2 Transmit/Receive Mode Register	U2MR	00h
0161h	UART2 Bit Rate Register	U2BRG	XXh
0161h	UART2 Transmit Buffer Register	U2TB	XXh
0163h		1	XXh
0164h	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
0165h	UART2 Transmit/Receive Control Register 1	U2C1	0000000b
0166h	UART2 Receive Buffer Register	U2RB	XXh
0167h	Ĭ		XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch 017Dh			
017Dh 017Eh			
017En			
U1/FII			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (8)⁽¹⁾ Table 4.8

Address	Register	Symbol	After reset
01C0h			
01C1h			
01C2h			
01C3h			
01C4h			
01C5h			
01C6h			
01C7h			
01C8h			
01C9h			
01CAh			
01CAII			
01CCh			
01CCh			
01000			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h			
01E1h			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F111			
01F3h 01F4h			
01F4h 01F5h			
01F5h			
01500			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FCh			
01FDh			
01FEh			
01FFh			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (10)⁽¹⁾ **Table 4.10**

0240h 0242h 0242h 0242h 0243h 0244h 0242h 0244h 0242h 0252h	Address	Register	Symbol	After reset
0241h 0243h 0243h 0243h 0245h 0245h 0246h 0247h 0247h 0248h 0240h 0240h 0240h 0240h 0240h 0240h 0241h 0241h 0241h 0241h 0241h 025h 025h 025h 026h 026h 026h 026h 026h 026h 026h 026h 026h 026h 026h 026h <tr< td=""><td></td><td>. togiste.</td><td>Cymico.</td><td>7.1101.10001</td></tr<>		. togiste.	Cymico.	7.1101.10001
0242h 0244h 0244h 0244h 0244h 0245h 0246h 0245h 0248h 0242h 0250h 0252h 0255h 0255h 0255h 0256h 0258h 0268h 0268h 0268h 0268h 0268h 0268h 0268h	0241h			
024sh 024sh 024sh 024sh 024sh 024th 025th 025th 025th 025th 025sh	0242h			
0244h 0248h 0248h 0248h 0248h 0248h 0248h 0248h 0248h 0248h 024Ch 0248h 024Ch 024Bh 024Ch 024Bh 025Ch	0243h			
0245h (2247h 0247h (248h 0249h (2049h 024Ah (2048h 024Ch (2040h 024Ch (2040h 024Eh (2047h 025D (255h 025Th (2057h 025Sh (2055h 025Sh (2058h 026Sh (2058h	02 1011 0244h			
0246h 0247h 0248h 0249h 024Ah 024Ah 024Ch 024Ch 024Ch 024Eh 025Ch 025Ch 025Sh	021111 0245h			
0248h 0249h 0249h 0249h 024Ah 024Bh 024Ch 024Ch 024Dh 024Eh 024Fh 0250h 0250h 025th 0252h 025th 0253h 025th 0258h 025th 0258h 025th 0257r 025th 0258h 025th 0258h 025th 0258h 025th 0258h 025th 0258h 025th 028h 025th 028h 025th 028h 025th 028h 025th 028h 025th 028h 025th 026h 026h 026h 026h <td>0246h</td> <td></td> <td></td> <td></td>	0246h			
0248h 024Ah 024Ah 024Ah 024Ch 024Ch 024Ch 024Eh 024Eh 025Sh	0240H			
0249h 0248h 024Bh 024Ch 024Ch 024Ch 024Ch 024Fh 025Ch 025Sh 025Sh 025Sh 025Sh 025Sh 025Sh 025Sh 025Sh 025Bh 025Bh 025Bh 025Bh 025Bh 025Bh 025Ch	024711 0249h			
024Ah 024Ch 024Dh 024Eh 024Fh 024Fh 025Dh 025Dh 025Th 025Th 025Sh 025Sh 025Ah 025Sh 025Bh 025Ch 025Ch 025Ch 025Ch 025Ch 025Fh 026Ch 025Ch 026Ch 025Ch 026Sh 026Sh 026Sh 027h <td>0240H</td> <td></td> <td></td> <td></td>	0240H			
Q24Bh Q24Ch Q24Dh Q24Eh Q24Fh Q24Fh Q25Ch Q25C	0249H			
024Ch 024Eh 024Fh 024Fh 025th 025th 025th 025sh	024AII			
024Dh 024Fh 0250h 0251h 0251h 0252h 0253h 0253h 0253h 0255h 0256h 0257h 0258h 0257h 0258h 0259h 0258h 0250h 0251h 0257h 0260h 0260h 0260h 0261h 0262h 0260h	024DII			
024Fh 0250h 0251h 0252h 0253h 0253h 0255h 0256h 0256h 0256h 0257h 0258h 0259h 0258h 0259h 0258h 0259h 0258h 0259h 0258h 0268h 0277h 028h 028h 028h 028h 028h 028h 028h 028	024CII			
0250h 0251h 0252h 0252h 0252h 0253h 0256h 0256h 0256h 0257h 0258h 0259h 0258h 0259h 0258h 0259h 0259h 0259h 0259h 0259h 0259h 0269h 0267h 0268h 0269h 0267h 0279h 0279h 0277h 0278h	024DH			
0250h 0251h 0252h 0253h 0254h 0255h 0256h 0256h 0256h 0258h 0268h 0269h 027h 027h 027h	024EN			
0251h 0252h 0253h 0254h 0254h 0255h 0256h 0257h 0258h 0259h 0259h 0259h 0258h 0268h 0269h 0269h 0279h 0278h	024FN			
0252h 0253h 0254h 0255h 0255h 0255h 0258h 0268h 0278h 0278h	0250h			
0254h 0255h 0256h 0257h 0258h 0259h 0258h 0258h 025bh 025bh 025ch 025fh 025fh 025fh 026h 026th 027th 027th <	0251h			
0254h 0256h 0257h 0258h 0258h 0259h 0259h 0259h 0258h 0252h 0255h 0255ch 0255ch 0255ch 0255ch 0255ch 0255ch 0256ch 0257h 026ch	0252h			
0255h 0257h 0258h 0259h 0259h 0258h 0258h 0255h 0255h 0255h 0255h 0255h 0256h 0256h 0256h 0256h 0256h 0260h 0261h 0261h 0262h 0263h 0263h 0268h 027h 027h	0253h			
0256h 0258h 0258h 0258h 0258h 0258h 0256h 025Ch 025Ch 025Ch 025Ch 025Fh 026Ch	0254h			
0257h 0259h 0259h 0258h 0250h 0260h 0260	0255h			
0258h	0256h			
0259h 025Ch 025Ch 025Ch 025Eh 025Ch 025Eh 025Eh 025Eh 025Eh 026Dh 025Eh 026Dh 026D	0257h			
025Bh 025Dh 025Eh 025Fh 026Ch 026Th 0261h 0262h 0263h 0264h 0265h 0266h 0267h 0268h 0268h 026Ah 026Bh 026Ch 026Fh 026Fh 0270h 0271h 0272h 0273h 0278h 0277h 0278h 0279h 0278h 0278h 0278h 0278h 0278h 0278h 0278h 0278h 0278h	0258h			
025Bh 025Ch 025Dh 025Eh 0260h 0260h 0261h 0261h 0262h 0263h 0263h 0264h 0265h 0266h 0266h 0266h 0267h 0268h 0268h 0268h 0268h 0268h 0268h 0268h 0268h 0270h 0271h 0272h 0273h 0273h 0277h 02778h 0278h 0278h 0278h 0279h 0278h	0259h			
025Ch 025Dh 025Eh 025Fh 0260h 0260h 0261h 0262h 0263h 0263h 0264h 0265h 0266h 0266h 0266h 0266h 0266h 0267h 0268h 0268h 0268h 0268h 0268h 0268h 0268h 0270h 0270h 0270h 0271h 0277h 0278h 0277h 0278h 0278h	025Ah			
025Dh 025Eh 025Ch 0260h 0261h 0261h 0263h 0263h 0264h 0265h 0266h 0266h 0266h 0266h 0268h 0268h 0268h 0268h 0268h 0268h 0268h 0270h 0270h 0270h 0271h 0271h 0272h 0273h 0277h 0278h 0278h	025Bh			
025Eh 025Fh 0260h 0261h 0262h 0263h 0263h 0264h 0266h 0266h 0267h 0268h 0268h 0269h 026Bh 026Bh 026Ch 026Bh 026Eh 026Fh 0270h 0271h 0271h 0271h 0272h 0273h 0275h 0276h 0276h 0277h 0278h 0278h 0279h 027Ah 0278h 0278h	025Ch			
025Fh 0260h 0261h 0262h 0263h 0264h 0265h 0266h 0267h 0268h 0268h 0268h 026Bh 026Bh 026Ch 028Dh 026Fh 0270h 0271h 0272h 0273h 0277h 0278h 0279h	025Dh			
025Fh 0260h 0261h 0262h 0263h 0264h 0265h 0266h 0267h 0268h 0269h 026Ah 026Bh 026Ch 026Bh 026Eh 026Fh 0270h 0271h 0272h 0273h 0276h 0276h 0277h 0278h 0279h 0278h 0279h 0278h 0278h 0278h	025Eh			
0260h 0262h 0263h 0264h 0265h 0266h 0267h 0268h 0269h 026Ah 026Bh 026Ch 026Dh 026Eh 026Fh 0270h 0271h 0273h 0274h 0275h 0276h 0277h 0278h 0279h 0278h 0278h 0278h	025Fh			
0261h 0262h 0263h 0 0264h 0 0265h 0 0266h 0 0267h 0 0268h 0 0269h 0 026Ah 0 026Ch 0 026Dh 0 026Fh 0 0271h 0 0272h 0 0274h 0 0277h 0 0278h 0 0279h 0 0278h 0 0278h 0 0278h 0 0278h 0				
0262h 0263h 0264h 0265h 0266h 0267h 0267h 0268h 0269h 0264h 0268h 0268h 026Ch 026Dh 026Eh 026Eh 0270h 027th 0272h 0273h 0274h 0275h 0276h 0277h 0278h 0279h 0279h 0278h 0279h 027Ah 027Bh 027Bh				
0263h 0266h 0267h 0268h 0269h 026Ah 026Bh 026Ch 026Ch 026Eh 026Fh 0270h 0271h 0272h 0273h 0275h 0276h 0277h 0278h 0279h 0278h 0278h 0278h 0278h	0262h			
0264h 0265h 0267h 0268h 0268h 0268h 0268h 026Ah 026Bh 026Ch 026Ch 026Dh 026Eh 026Fh 0270h 0271h 0272h 0273h 0275h 0276h 0277h 0278h 0278h 0278h 0278h 0278h 0278h 0278h 0278h 0278h 0278h 0278h 0278h 0278h	0263h			
0265h 0266h 0267h 0268h 0269h 026Ah 026Bh 026Ch 026Ch 026Ch 026Eh 026Eh 026Fh 0270h 0271h 0272h 0273h 0274h 0275h 0276h 0277h 0278h 0279h 0278h 0279h 0278h 0279h 0278h 0278h 0278h 0278h 0278h 0278h 0278h 0278h 0278h	0264h			
026h 0267h 0268h 0269h 026Ah 026Bh 026Bh 026Ch 026Ch 026Eh 0270h 0271h 0272h 0273h 0273h 0274h 0275h 0276h 0276h 0277h 0278h	0265h			
0267h 0268h 0269h 0 026Ah 0 026Bh 0 026Ch 0 026Eh 0 026Fh 0 0270h 0 0271h 0 0273h 0 0274h 0 0275h 0 027h 0	0266h			
0268h 026Ah 026Bh 026Ch 026Dh 026Eh 0270h 0270h 0271h 0273h 0274h 0275h 0276h 0277h 0278h 0277h 0278h 027Ah 027Ah 027Ah 027Bh	0267h			
0269h 026Bh 026Ch 026Dh 026Eh 026Fh 0270h 0271h 0272h 0273h 0274h 0275h 0276h 0277h 0278h 0279h 027Ah 027Ah 027Ah 027Bh	0268h			
026Ah 026Bh 026Ch 026Dh 026Eh 026Fh 0270h 0270h 0271h 0273h 0273h 0274h 0275h 0276h 0277h 0278h 0279h 0279h 027Ah 027Ah 027Bh 027Ah	0269h			
026Bh 026Ch 026Bh 026Bh 026Eh 026Fh 0270h 0271h 0272h 0273h 0274h 0275h 0276h 0277h 0278h 0278h 0279h 027Ah 027Ah 027Ah 027Bh 027Bh	0203H			
026Ch 026Dh 026Eh 026Fh 0270h 0271h 0272h 0273h 0274h 0274h 0275h 0276h 0277h 0278h 0278h 0278h 0279h 027Ah 027Ah 027Bh	020AH			
026Dh 026Eh 026Fh 0270h 0271h 0271h 0272h 0273h 0274h 0275h 0276h 0276h 0277h 0278h 0279h 0279h 027Ah 027Bh	020DH			
026Eh 026Fh 0270h 0271h 0272h 0273h 0274h 0275h 0276h 0277h 0278h 0279h 027Ah 027Bh	0200H			
026Fh 0270h 0271h 0272h 0273h 0274h 0275h 0276h 0277h 0278h 0279h 027Ah 027Bh	020DH			
0270h 0271h 0272h 0273h 0274h 0275h 0276h 0276h 0277h 0278h 0277h 0278h 0278h 0279h 0279h 0278h	020EH			
0271h 0272h 0273h 0274h 0275h 0276h 0276h 0277h 0278h 0277h 0278h 0278h 0278h 027Ah 027Ah 027Ah 027Ah	02001			
0272h 0273h 0274h 0274h 0275h 0276h 0277h 0277h 0278h 0279h 027Ah 027Ah 027Bh				
0273h 0274h 0275h 0276h 0277h 0278h 0278h 0279h 027Ah 027Ah 027Bh	U2/1N			
0274h 0275h 0276h 0276h 0277h 0278h 0279h 027Ah 027Ah 027Bh				
0275h 0276h 0277h 0278h 0279h 027Ah 027Bh				
0276h 0277h 0278h 0279h 027Ah 027Ah 027Bh	0274h			
0277h 0278h 0279h 027Ah 027Bh	0275h			
0278h 0279h 027Ah 027Bh				
0279h 027Ah 027Bh				
027Ah 027Bh	0278h			
027Bh	0279h			
027Bh	027Ah			
027Ch	027Bh			
OZTON	027Ch			
027Dh				
027Eh	027Eh			
027Fh				

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Electrical Characteristics 5.

The electrical characteristics of N version (Topr = -20° C to 85° C) and D version (Topr = -40° C to 85° C) are listed below.

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version (Topr = -20°C to 105°C).

Table 5.1 **Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	700	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Darameter	Conditions		Lloit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance ⁽²⁾	R8C/2A Group	100 ⁽³⁾	=	=	times
		R8C/2B Group	1,000(3)	-	-	times
_	Byte program time		-	50	400	μS
=	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	_	_	μS
-	Interval from program start/restart until following suspend request		0	=	-	ns
=	Time from suspend until program/erase restart		=	=	3+CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	_	5.5	V
_	Program, erase temperature		0	-	60	°C
_	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	=	year

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.7 **Voltage Detection 0 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		=	=	300	μS
Vccmin	MCU operating voltage minimum value		2.2	_	-	V

- 1. The measurement condition is Vcc = 2.2 V to 5.5 V and Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.8 **Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Onit
Vdet1	Voltage detection level		2.70	2.85	3.00	V
_	Voltage monitor 1 interrupt request generation time ⁽²⁾		_	40	-	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.9 **Voltage Detection 2 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time(2)		_	40	-	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		I	=	100	μS


- 1. The measurement condition is Vcc = 2.2 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Table 3.10 FOWEL-OII IVESEL CITCUIL. VOILAGE MOTILIO O IVESEL FIECLITAL CHALACIETISTICS!	Table 5.10	Power-on Reset Circuit.	Voltage Monitor 0 Reset Electrical Characteristics(3)
--	-------------------	-------------------------	---

Svmbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient(2)		20	-	-	mV/msec

- 1. The measurement condition is $T_{OPT} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- This condition (external power VCC rise gradient) does not apply if $Vcc \ge 1.0 \text{ V}$.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$, maintain tw(por1) for 3,000 s or more if -40° C \leq Topr $< -20^{\circ}$ C.




- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.3 **Power-on Reset Circuit Electrical Characteristics**

Table 5.14 Timing Requirements of Clock Synchronous Serial I/O with Chip Select(1)

Cumbal	Parameter		Conditions		Standard		
Symbol			Conditions Min.		Тур.	Max.	Unit
tsucyc	SSCK clock cycle time			4	1	=	tcyc(2)
tHI	SSCK clock "H" width	1		0.4	_	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	1	0.6	tsucyc
trise	SSCK clock rising time	Master		=	_	1	tcyc(2)
		Slave		-	1	1	μS
tFALL	SSCK clock falling time	Master		=	1	1	tcyc(2)
		Slave		-	_	1	μS
tsu	SSO, SSI data input setup time			100	1	-	ns
tH	SSO, SSI data input hold time			1	_	=	tcyc(2)
tLEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns
tLAG	SCS hold time	Slave		1tcyc + 50	=	=	ns
top	SSO, SSI data output delay time			=	1	1	tcyc(2)
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	-	1	1.5tcyc + 100	ns
			2.2 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns
tor	SSI slave out open time		2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns
			2.2 V ≤ Vcc < 2.7 V	-	=	1.5tcyc + 200	ns

Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 1. tcvc = 1/f1(s)



I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master) Figure 5.4

Table 5.31 Electrical Characteristics (6) [Vcc = 2.2 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	ymbol Parameter Condition		Standard		Unit		
Symbol				Min.	Тур.	Max.	Jill
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	ı	2.5	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	I	1	=	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	I	4		mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.7	=	mA
		Low-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	110	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	Π	125	350	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	-	27	_	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	I	20	60	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	12	40	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.8	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	1.9	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.6	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.60	_	μА

REVISION HISTORY

R8C/2A Group, R8C/2B Group Datasheet

Davi	Dete		Description	
Rev.	Date	Page	Summary	
0.30	Dec 22, 2006	19	Table 4.1; • 000Ah: "00XXX000b" → "00h" revised • 0008h: "Module Standby Control Register" → "Module Operation Enable Register" revised • 000Fh: "00011111b" → "00X11111b" revised	
		37	Table 5.11 revised	
1.00	Feb 09, 2007	All pages	"Preliminary" deleted	
		3	Table 1.2 revised	
		5	Table 1.4 revised	
		6	Table 1.5 and Figure 1.1 revised	
		7	Table 1.6 and Figure 1.2 revised	
		17	Figure 3.1 revised	
		18	Figure 3.2 revised	
		19	Table 4.1; • 0008h: "Module Standby Control Register" → "Module Operation Enable Register" revised • 000Ah: "00XXX000b" → "00h" revised • 000Fh: "00011111b" → "00X11111b" revised • 002Bh: "High-Speed On-Chip Oscillator Control Register 6" added	
		23	Table 4.5; 0105h: "LIN Control Register 2" register name revised	
		31	Table 5.2 revised	
		32	Table 5.3 and Table 5.4; NOTE1 revised	
		37	Table 5.11 revised	
		44	Table 5.17 revised	
		46	Table 5.21 and Figure 5.11; "i = 0 to 2" revised	
		48	Table 5.24 revised	
		50	Table 5.28 revised, Figure 5.16 "i = 0 to 2" revised	
		52	Table 5.31 revised	
		53	Table 5.34 revised	
		54	Table 5.35 and Figure 5.21; "i = 0 to 2" revised	
2.00	Oct 17, 2007	All pages	"PTLG0064JA-A (64F0G) package" added	
		3, 5	Table 1.2 and Table 1.4; • Operating Ambient Temperature: Y version added • Package: 64-pin FLGA added	
		6 to 7	Table 1.5 and Figure 1.1 revised	
		8	Table 1.6 and Figure 1.2 revised	
		10	Figure 1.4 "64-pin LQFP Package" added	
		11	Figure 1.5 added	
		19 to 20	Figure 3.1 and Figure 3.2 revised	
		24	Table 4.4; 00F5h: "00h" → "000000XXb" revised	

REVISION HISTORY	R8C/2A Group, R8C/2B Group Datasheet
------------------	--------------------------------------

Rev.	Date	Description			
Nev.		Page	Summary		
2.00	Oct 17, 2007	33	Table 5.1; Pd: Rated Value "TBD" → "700" revised, "NOTE1" added		
		59	Package Dimensions "PTLG0064JA-A (64F0G) package" added		
2.10	Nov 26, 2007	2, 4	Table 1.1, Table 1.3 Clock: "Real-time clock (timer RE)" added		
		6, 7	Table 1.5 and Figure 1.1 revised		
		8, 9	Table 1.6 and Figure 1.2 revised		
		20, 21	Figure 3.1 and Figure 3.2 revised		
		22	Table 4.1 002Ch: High-Speed On-Chip Oscillator Control Register 7 added		
		35	Table 5.2 NOTE2 revised		
		41	Table 5.11 revised		

All trademarks and registered trademarks are the property of their respective owners.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the development of the development of the development of the procedure of the development of the de



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510