

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I ² S, POR, PWM, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad
Supplier Device Package	PG-VQFN-40-13
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1100q040f0032abxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2014-05 Published by Infineon Technologies AG 81726 Munich, Germany © 2014 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



About this Document

About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1100 series devices.

The document describes the characteristics of a superset of the XMC1100 series devices. For simplicity, the various device types are referred to by the collective term XMC1100 throughout this document.

XMC1000 Family User Documentation

The set of user documentation includes:

- Reference Manual
 - decribes the functionality of the superset of devices.
- Data Sheets
 - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
 - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by Users Guides and Application Notes.

Please refer to http://www.infineon.com/xmc1000 to get access to the latest versions of those documents.



Summary of Features

- High code density with 32-bit performance
- Single cycle 32-bit hardware multiplier
- System timer (SysTick) for Operating System support
- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for programmable processing of external and internal service requests

On-Chip Memories

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 64 kbytes on-chip Flash program and data memory

On-Chip Peripherals

- Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- A/D Converters, up to 12 channels, includes a 12-bit analog to digital converter
- Capture/Compare Units 4 (CCU4) for use as general purpose timers
- Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG), provides random data with fast generation times
- Temperature Sensor (TSE)

Input/Output Lines

- Programmable port driver control module (PORTS)
- Individual bit addressability
- Tri-stated in input mode
- Push/pull or open drain output mode
- Configurable pad hysteresis

On-Chip Debug Support

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

<DDD> the derivatives function set






Figure 3 XMC1100 Logic Symbol for VQFN-24 and VQFN-40



2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC1100 PG-TSSOP-38 Pin Configuration (top view)






Figure 5 XMC1100 PG-TSSOP-16 Pin Configuration (top view)




Figure 6 XMC1100 PG-VQFN-24 Pin Configuration (top view)



2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 5 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type
Px.y	Ν	Ν	Pad Class

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type:

- STD_INOUT (standard bi-directional pads)
- STD_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

F		TOOOD	VOEN	TOOOD	Ded Trees	Mater
Function	VQFN 40	TSSOP 38	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	15	7	STD_INOUT	
P0.1	24	18	-	-	STD_INOUT	
P0.2	25	19	-	-	STD_INOUT	
P0.3	26	20	-	-	STD_INOUT	
P0.4	27	21	-	-	STD_INOUT	
P0.5	28	22	16	8	STD_INOUT	
P0.6	29	23	17	9	STD_INOUT	
P0.7	30	24	18	10	STD_INOUT	
P0.8	33	27	19	11	STD_INOUT	
P0.9	34	28	20	12	STD_INOUT	
P0.10	35	29	-	-	STD_INOUT	
P0.11	36	30	-	-	STD_INOUT	
P0.12	37	31	21	-	STD_INOUT	

Table 6 Package Pin Mapping



Table 6	Table 6 Package Pin Mapping									
Function	VQFN 40	TSSOP 38	VQFN 24	TSSOP 16	Pad Type	Notes				
VDDP	15	10	10	6	Power	I/O port supply				
VSSP	31	25	-	-	Power	I/O port ground				
VDDP	32	26	-	-	Power	I/O port supply				
VSSP	Exp. Pad	-	Exp. Pad	-	Power	Exposed Die Pad The exposed die pad is connected internally to VSSP. For proper operation, it is mandatory to connect the exposed pad to the board ground. For thermal aspects, please refer to the Package and Reliability chapter.				



3 Electrical Parameter

This section provides the electrical parameter which are implementation-specific for the XMC1100.

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1100 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

• CC

Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1100 and must be regarded for a system design.

SR

Such parameters indicate **S**ystem **R**equirements, which must be provided by the application system in which the XMC1100 is designed in.

23



3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Parameter	Sym	loc		Va	lues	Unit	Note /
			Min.	Тур.	Max.		Test Cond ition
Junction temperature	T_{J}	SR	-40	-	115	°C	-
Storage temperature	Ts	SR	-40	-	125	°C	-
Voltage on power supply pin with respect to $V_{\rm SSP}$	V_{DDP}	SR	-0.3	-	6	V	-
Voltage on any pin with respect to $V_{\rm SSP}$	V_{IN}	SR	-0.5	-	V_{DDP} + 0.5 or max. 6	V	whichever is lower
Voltage on any analog input pin with respect to $V_{\rm SSP}$	V_{AIN} V_{AREF}	SR	-0.5	-	V_{DDP} + 0.5 or max. 6	V	-
Input current on any pin during overload condition	I _{IN}	SR	-10	-	10	mA	-
Absolute sum of all input currents during overload condition	$\Sigma I_{\sf IN} $	SR	_	-	50	mA	-
Analog comparator input voltage	V_{CM}	SR	-0.3	-	V _{DDP} + 0.3	V	

Table 9 Absolute Maximum Rating Parameters



Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbo		Limit	Values	Unit	Test Conditions	
			Min.	Max.			
Maximum current into V_{DDP} (TSSOP28/16, VQFN24)	I _{MVDD1}	SR	-	130	mA	3)	
Maximum current into V _{DDP} (TSSOP38, VQFN40)	I _{MVDD2}	SR	-	260	mA	3)	
Maximum current out of V _{SS} (TSSOP28/16, VQFN24)	I _{MVSS1}	SR	-	130	mA	3)	
Maximum current out of V _{SS} (TSSOP38, VQFN40)	I _{MVSS2}	SR	-	260	mA	3)	


 Not subject to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

2) An additional error current (I_{INJ}) will flow if an overload current flows through an adjacent pin.

3) Not subject to production test, verified by design/characterization.

4) Not subject to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V_{DDP} is powered off.









3.2.4 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Parameter	Symbol		Value	S	Unit	Note /	
		Min.	Min. Typ. ²⁾ Max.			Test Condition	
Active mode current ³⁾	I _{DDPA} CC	-	8.4	11.0	mA	$f_{\text{MCLK}} = 32 \text{ MHz}$ $f_{\text{PCLK}} = 64 \text{ MHz}$	
		-	3.7	-	mA	$f_{MCLK} = 1 \text{ MHz}$ $f_{PCLK} = 1 \text{ MHz}$	
Sleep mode current Peripherals clock enabled ⁴⁾	I _{DDPSE} CC	-	5.9	-	mA	$f_{\text{MCLK}} = 32 \text{ MHz}$ $f_{\text{PCLK}} = 64 \text{ MHz}$	
Sleep mode current Peripherals clock disabled ⁵⁾	I _{DDPSD} CC	-	1.2	-	mA	$f_{MCLK} = 1 \text{ MHz}$ $f_{PCLK} = 1 \text{ MHz}$	
Deep Sleep mode current ⁶⁾	I _{DDPDS} CC	-	0.24	-	mA		
Wake-up time from Sleep to Active mode ⁷⁾	t _{SSA} CC	-	6	-	cycles		
Wake-up time from Deep Sleep to Active mode ⁸⁾	t _{DSA} CC	-	280	-	μsec		

Table 14 Power Supply Parameters¹⁾

1) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.

2) The typical values are measured at T_A = + 25 °C and V_{DDP} = 5 V.

3) CPU and all peripherals clock enabled, Flash is in active mode.

4) CPU is sleep, all peripherals clock enabled and Flash is in active mode.

5) CPU is sleep, Flash is powered down and code executed from RAM after wake-up.

6) CPU is sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.

7) CPU is sleep, Flash is in active mode during sleep mode.

8) CPU is sleep, Flash is in power down mode during deep sleep mode.



3.2.5 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol		Values	5	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Erase Time per page	t _{ERASE} CC	6.8	7.1	7.6	ms		
Program time per block	t _{PSER} CC	102	152	204	μS		
Wake-Up time	t _{WU} CC	-	32.2	-	μs		
Read time per word	t _a CC	-	50	-	ns		
Data Retention Time	t _{RET} CC	10	-	-	years	Max. 100 erase / program cycles	
Flash Wait States 1)	N _{WSFLASH} CC	0	0.5	-		$f_{\rm MCLK} = 8 \rm MHz$	
		0	1.4	-		$f_{\rm MCLK} = 16 \ \rm MHz$	
		1	1.9	-		$f_{\rm MCLK} = 32 \ \rm MHz$	
Erase Cycles per page	$N_{\rm ECYC} {\rm CC}$	-	-	5*10 ⁴	cycles		
Total Erase Cycles	N _{TECYC} CC	-	-	2*10 ⁶	cycles		

Table 16 Flash Memory Parameters

1) Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.






Figure 13 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.

Figure 13 Typical DCO1 accuracy over temperature

Table 20 provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1100.

Parameter	Sym	Symbol		nit Valu	ies	Unit	Test Conditions
				Min. Typ.			
Nominal frequency	$f_{\rm NOM}$	СС	32.5	32.75	33	kHz	under nominal conditions ¹⁾ after trimming
Accuracy	Δf_{LT}	CC	-1.7	-	3.4	%	with respect to f_{NOM} (typ), over temperature (0 °C to 85 °C) ²⁾
			-3.9	-	4.0	%	with respect to $f_{\rm NOM}$ (typ), over temperature (-40 °C to 105 °C) ²⁾

Table 20 32 kHz DCO2 Characteristics (Operating Conditions apply)

1) The deviation is relative to the factory trimmed frequency at nominal V_{DDC} and T_{A} = + 25 °C.

2) Not subject to production test, verified by design/characterisation.



3.3.7 Peripheral Timings

3.3.7.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode. *Note: Operating Conditions apply.*

Table 23 USIC SSC Master Mode Timing

Parameter	Symbol			Values	5	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Slave select output SELO active to first SCLKOUT transmit edge	t ₁	CC	80	_	-	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	<i>t</i> ₂	СС	0	-	_	ns	
Data output DOUT[3:0] valid time	<i>t</i> ₃	СС	-10	-	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t ₄	SR	80	-	-	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	<i>t</i> ₅	SR	0	_	-	ns	

Table 24 USIC SSC Slave Mode Timing

Parameter	Symbol			Values	5	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	<i>t</i> ₁₀ S	R	10	_	_	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	<i>t</i> ₁₁ S	R	10	_	_	ns	

Note: These parameters are not subject to production test, but verified by design and/or characterization.



3.3.7.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode. *Note: Operating Conditions apply.*

Table 25	USIC IIC	Standard	Mode	Timing ¹⁾
----------	----------	----------	------	----------------------

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	-	-	1000	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	250	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{\rm SR}$	-	-	400	pF	

 Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximalely 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



Package and Reliability

4 Package and Reliability

The XMC1100 is a member of the XMC1000 Derivatives of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

4.1 Package Parameters

Table 29 provides the thermal characteristics of the packages used in XMC1100.

Parameter	Symbol	Limit Values		Unit	Package Types	
		Min.	Max.			
Exposed Die Pad Dimensions	$Ex \times Ey$	-	2.7 imes 2.7	mm	PG-VQFN-24-19	
	CC	-	3.7 imes 3.7	mm	PG-VQFN-40-13	
Thermal resistance Junction-Ambient	$R_{\Theta JA}$ CC	-	104.6	K/W	PG-TSSOP-16-81)	
		-	70.3	K/W	PG-TSSOP-38-9 ¹⁾	
		-	46.0	K/W	PG-VQFN-24-19 ¹⁾	
		-	38.4	K/W	PG-VQFN-40-131)	

 Table 29
 Thermal Characteristics of the Packages

1) Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground V_{SSP} , independent of EMC and thermal requirements.

4.1.1 Thermal Considerations

When operating the XMC1100 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.


The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.

The difference between junction temperature and ambient temperature is determined by $\Delta T = (P_{INT} + P_{IOSTAT} + P_{IODYN}) \times R_{\Theta JA}$



Package and Reliability

4.2 Package Outlines





XMC1100 XMC1000 Family

Package and Reliability




Figure 20 PG-TSSOP-16-8