

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I2S, POR, PWM, WDT
Number of I/O	26
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-38-9
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1100t038f0016aaxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2014-05
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2014 Infineon Technologies AG
All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (<a href="https://www.infineon.com">www.infineon.com</a>).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



#### XMC1100 Data Sheet

### Revision History: V1.4 2014-05

Previous Ve	ersion: V1.3
Page	Subjects
Page 10	ADC channels of Table 2 is updated. Table 3 is added.
Page 10	Description for Chip Identification Number of Section 1.4 is updated.
Page 17	The pad type is corrected for P1.6 in Table 6.
Page 29	The $t_{\text{C12}}$ , $f_{\text{C12}}$ , $t_{\text{C10}}$ , $f_{\text{C10}}$ , $t_{\text{C8}}$ and $f_{\text{C8}}$ parameters are updated in Table 12.
Page 32	Figure 8 is added.
Page 33	The $t_{SR}$ and $t_{TSAL}$ parameters are updated in Table 13.
Page 36	Parameter name for $t_{\rm PSER}$ is updated. The $N_{\rm WSFLASH}$ parameter and test condition for $t_{\rm RET}$ are added to Table 16.
Page 39	The min value for $V_{\rm DDPBO}$ parameter is added to Table 18. Footnote 1 is updated.
Page 41	The $\Delta f_{\text{LTT}}$ parameter is added to Table 19.
Page 47	Figure 13 is added.

#### **Trademarks**

C166<sup>™</sup>, TriCore<sup>™</sup> and DAVE<sup>™</sup> are trademarks of Infineon Technologies AG.

ARM®, ARM Powered® and AMBA® are registered trademarks of ARM, Limited.

Cortex<sup>™</sup>, CoreSight<sup>™</sup>, ETM<sup>™</sup>, Embedded Trace Macrocell<sup>™</sup> and Embedded Trace Buffer<sup>™</sup> are trademarks of ARM, Limited.

#### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



**About this Document** 

### **About this Document**

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1100 series devices.

The document describes the characteristics of a superset of the XMC1100 series devices. For simplicity, the various device types are referred to by the collective term XMC1100 throughout this document.

### XMC1000 Family User Documentation

The set of user documentation includes:

- Reference Manual
  - decribes the functionality of the superset of devices.
- Data Sheets
  - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
  - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to <a href="http://www.infineon.com/xmc1000">http://www.infineon.com/xmc1000</a> to get access to the latest versions of those documents.



# 1 Summary of Features

The XMC1100 devices are members of the XMC1000 family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1100 series devices are designed for general purpose applications.




Figure 1 System Block Diagram

# **CPU Subsystem**

- CPU Core
  - High Performance 32-bit ARM Cortex-M0 CPU
  - Most of 16-bit Thumb instruction set
  - Subset of 32-bit Thumb2 instruction set

Subject to Agreement on the Use of Product Information



- High code density with 32-bit performance
- Single cycle 32-bit hardware multiplier
- System timer (SysTick) for Operating System support
- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for programmable processing of external and internal service requests

### **On-Chip Memories**

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 64 kbytes on-chip Flash program and data memory

### **On-Chip Peripherals**

- Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- A/D Converters, up to 12 channels, includes a 12-bit analog to digital converter
- Capture/Compare Units 4 (CCU4) for use as general purpose timers
- · Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG), provides random data with fast generation times
- Temperature Sensor (TSE)

#### Input/Output Lines

- Programmable port driver control module (PORTS)
- Individual bit addressability
- · Tri-stated in input mode
- Push/pull or open drain output mode
- · Configurable pad hysteresis

#### **On-Chip Debug Support**

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

# 1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

<DDD> the derivatives function set



Table 1 Synopsis of XMC1100 Device Types (cont'd)

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1100-Q040F0032	PG-VQFN-40-13	32	16
XMC1100-Q040F0064	PG-VQFN-40-13	64	16

### 1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC1100 Device Types<sup>1)</sup>

Derivative	ADC channel
XMC1100-T016	6
XMC1100-T038	12
XMC1100-Q024	8
XMC1100-Q040	12

<sup>1)</sup> Features that are not included in this table are available in all the derivatives

Table 3 ADC Channels

Package	VADC0 G0	VADC0 G1
PG-TSSOP-16	CH0CH5	_
PG-TSSOP-38	CH0CH7	CH1, CH5 CH7
PG-VQFN-24	CH0CH7	_
PG-VQFN-40	CH0CH7	CH1, CH5 CH7

## 1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is a 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location:  $1000~0F00_H~(MSB)$  -  $1000~0F1B_H~(LSB)$ . The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.



Table 4 XMC1100 Chip Identification Number

Derivative	Value	Marking
XMC1100-T016F0008	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00003000 101ED083 <sub>H</sub>	AA
XMC1100-T016F0016	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 <sub>H</sub>	AA
XMC1100-T016F0032	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 <sub>H</sub>	AA
XMC1100-T016F0064	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-T016X0064	00011033 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-T038F0016	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 <sub>H</sub>	AA
XMC1100-T038F0032	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 <sub>H</sub>	AA
XMC1100-T038F0064	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-T038X0064	00011013 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-Q024F0008	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00003000 101ED083 <sub>H</sub>	AA
XMC1100-Q024F0016	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 <sub>H</sub>	AA
XMC1100-Q024F0032	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 <sub>H</sub>	AA
XMC1100-Q024F0064	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-Q040F0016	00011042 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 <sub>H</sub>	AA
XMC1100-Q040F0032	00011042 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 <sub>H</sub>	AA
XMC1100-Q040F0064	00011042 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA



#### **General Device Information**




Figure 3 XMC1100 Logic Symbol for VQFN-24 and VQFN-40



#### **General Device Information**

# 2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC1100 PG-TSSOP-38 Pin Configuration (top view)

Subject to Agreement on the Use of Product Information



### 3 Electrical Parameter

This section provides the electrical parameter which are implementation-specific for the XMC1100.

#### 3.1 General Parameters

## 3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1100 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

#### CC

Such parameters indicate Controller Characteristics, which are distinctive feature of the XMC1100 and must be regarded for a system design.

#### SR

Such parameters indicate **S**ystem Requirements, which must be provided by the application system in which the XMC1100 is designed in.



### 3.2 DC Parameters

## 3.2.1 Input/Output Characteristics

Table 11 provides the characteristics of the input/output pins of the XMC1100.

Table 11 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbo	ol	Limit	Values	Unit	<b>Test Conditions</b>	
			Min.	Max.			
Output low voltage on port pins	$V_{OLP}$	CC	_	1.0	V	$I_{\rm OL}$ = 11 mA (5 V) $I_{\rm OL}$ = 7 mA (3.3 V)	
(with standard pads)			_	0.4	V	$I_{\rm OL}$ = 5 mA (5 V) $I_{\rm OL}$ = 3.5 mA (3.3 V)	
Output low voltage on high current pads	$V_{OLP1}$	CC	_	1.0	V	$I_{\rm OL}$ = 50 mA (5 V) $I_{\rm OL}$ = 25 mA (3.3 V)	
			_	0.32	V	I <sub>OL</sub> = 10 mA (5 V)	
			_	0.4	V	$I_{\rm OL}$ = 5 mA (3.3 V)	
Output high voltage on port pins	$V_{OHP}$	CC	$V_{\mathrm{DDP}}$ - 1.0	_	٧	$I_{\rm OH}$ = -10 mA (5 V) $I_{\rm OH}$ = -7 mA (3.3 V)	
(with standard pads)			$V_{\mathrm{DDP}}$ - 0.4	_	V	$I_{\rm OH}$ = -4.5 mA (5 V) $I_{\rm OH}$ = -2.5 mA (3.3 V)	
Output high voltage on high current pads	$V_{OHP1}$	CC	V <sub>DDP</sub> - 0.32	_	V	$I_{\rm OH}$ = -6 mA (5 V)	
			V <sub>DDP</sub> - 1.0	-	V	$I_{OH} = -8 \text{ mA } (3.3 \text{ V})$	
			V <sub>DDP</sub> - 0.4	-	V	$I_{\rm OH}$ = -4 mA (3.3 V)	
Input low voltage on port pins (Standard Hysteresis)	$V_{ILPS}$	SR	_	$0.19 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)	
Input high voltage on port pins (Standard Hysteresis)	$V_{IHPS}$	SR	$0.7  imes V_{DDP}$	_	V	CMOS Mode (5 V, 3.3 V & 2.2 V)	
Input low voltage on port pins (Large Hysteresis)	$V_{ILPL}$	SR	_	$0.08 \times V_{\mathrm{DDP}}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>3)</sup>	

Subject to Agreement on the Use of Product Information



Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Limit Values		Unit	Test Conditions	
			Min.	Max.			
Input high voltage on port pins (Large Hysteresis)	$V_{IHPL}$	SR	$0.85 \times V_{DDP}$	-	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>3)</sup>	
Input Hysteresis <sup>1)</sup>	HYS	CC	$0.08  imes V_{ m DDP}$	_	V	CMOS Mode (5 V), Standard Hysteresis	
			$V_{ extsf{DDP}}$	_	V	CMOS Mode (3.3 V), Standard Hysteresis	
			$V_{ m DDP}$	_	V	CMOS Mode (2.2 V), Standard Hysteresis	
			$0.5  imes V_{ extsf{DDP}}$	$0.75 \times \\ V_{\rm DDP}$	V	CMOS Mode(5 V), Large Hysteresis	
			$0.4 imes V_{ extsf{DDP}}$	$0.75 \times \\ V_{\rm DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis	
			$V_{ extsf{DDP}}$	$0.65 \times V_{\rm DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis	
Pull-up resistor on port pins	$R_{PUP}$	CC	20	50	kohm	$V_{IN} = V_{SSP}$	
Pull-down resistor on port pins	$R_{PDP}$	CC	20	50	kohm	$V_{IN} = V_{DDP}$	
Input leakage current <sup>2)</sup>	$I_{OZP}$	CC	-1	1	μА	$0 < V_{\rm IN} < V_{\rm DDP}, \\ T_{\rm A} \leq 105~{\rm ^{\circ}C}$	
Overload current on any pin	$I_{OVP}$	SR	-5	5	mA		
Absolute sum of overload currents	$\Sigma  I_{OV} $	SR	_	25	mA	3)	
Voltage on any pin during $V_{\mathrm{DDP}}$ power off	$V_{PO}$	SR	_	0.3	V	4)	
$\label{eq:maximum} \begin{array}{l} \text{Maximum current per} \\ \text{pin (excluding P1, $V_{\rm DDP}$} \\ \text{and $V_{\rm SS}$)} \end{array}$	$I_{MP}$	SR	-10	11	mA	_	
Maximum current per high currrent pins	$I_{MP1A}$	SR	-10	50	mA	_	



Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

•			•	•	•	,		
Parameter	Symbol	Symbol		Limit Values		Limit Values		Test Conditions
			Min.	Max.				
	I <sub>MVDD1</sub> S	SR	-	130	mA	3)		
$\begin{array}{c} {\rm Maximum~current~into} \\ V_{\rm DDP}~({\rm TSSOP38}, \\ {\rm VQFN40}) \end{array}$	I <sub>MVDD2</sub> S	SR	_	260	mA	3)		
$\begin{tabular}{ll} \hline & & & \\ & & & $	I <sub>MVSS1</sub> S	SR	-	130	mA	3)		
$\begin{tabular}{ll} \hline & & & \\ & & & $	I <sub>MVSS2</sub> S	SR	-	260	mA	3)		

Not subject to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

<sup>2)</sup> An additional error current  $(I_{INJ})$  will flow if an overload current flows through an adjacent pin.

<sup>3)</sup> Not subject to production test, verified by design/characterization.

<sup>4)</sup> Not subject to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V<sub>DDP</sub> is powered off.



## 3.2.4 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Table 14 Power Supply Parameters<sup>1)</sup>

Parameter	Symbol	Symbol Values			Unit	Note /
	†	Min.	Typ. <sup>2)</sup>	Max.		Test Condition
Active mode current <sup>3)</sup>	$I_{DDPA}CC$	_	8.4	11.0	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz
		_	3.7	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz
Sleep mode current Peripherals clock enabled <sup>4)</sup>	I <sub>DDPSE</sub> CC	_	5.9	_	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz
Sleep mode current Peripherals clock disabled <sup>5)</sup>	I <sub>DDPSD</sub> CC	_	1.2	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz
Deep Sleep mode current <sup>6)</sup>	$I_{DDPDS}CC$	_	0.24	_	mA	
Wake-up time from Sleep to Active mode <sup>7)</sup>	t <sub>SSA</sub> CC	_	6	_	cycles	
Wake-up time from Deep Sleep to Active mode <sup>8)</sup>	t <sub>DSA</sub> CC	_	280	_	μsec	

- 1) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.
- 2) The typical values are measured at  $T_A = +25$  °C and  $V_{DDP} = 5$  V.
- 3) CPU and all peripherals clock enabled, Flash is in active mode.
- 4) CPU is sleep, all peripherals clock enabled and Flash is in active mode.
- 5) CPU is sleep, Flash is powered down and code executed from RAM after wake-up.
- 6) CPU is sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.
- 7) CPU is sleep, Flash is in active mode during sleep mode.
- 8) CPU is sleep, Flash is in power down mode during deep sleep mode.



**Table 15** provides the active current consumption of some modules operating at 5 V power supply at 25 °C. The typical values shown are used as a reference guide on the current consumption when these modules are enabled.

Table 15 Typical Active Current Consumption<sup>1)</sup>

Active Current Consumption	Symbol	Limit Values	Unit	Test Condition
		Тур.		
Baseload current	$I_{CPUDDC}$	5.04	mA	Modules including Core, SCU, PORT, memories, ANATOP <sup>2)</sup>
VADC and SHS	$I_{ADCDDC}$	3.4	mA	Set CGATCLR0.VADC to 13)
USIC0	$I_{\rm USICODDC}$	0.87	mA	Set CGATCLR0.USIC0 to 14)
CCU40	$I_{\text{CCU40DDC}}$	0.94	mA	Set CGATCLR0.CCU40 to 1 <sup>5)</sup>
WDT	$I_{WDTDDC}$	0.03	mA	Set CGATCLR0.WDT to 16)
RTC	$I_{RTCDDC}$	0.01	mA	Set CGATCLR0.RTC to 17)

- 1) Not subject to production test, verified by design/characterisation.
- Baseload current is measured with device running in user mode, MCLK=PCLK=32 MHz, with an endless loop in the flash memory. The clock to the modules stated in CGATSTAT0 are gated.
- 3) Active current is measured with: module enabled, MCLK=32 MHz, running in auto-scan conversion mode
- 4) Active current is measured with: module enabled, alternating messages sent to PC at 57.6kbaud every 200ms
- Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU4 slice for PWM switching from 1500Hz and 1000Hz at regular intervals, 1 CCU4 slice in capture mode for reading period and duty cycle
- Active current is measured with: module enabled, MCLK=32 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1s
- 7) Active current is measured with: module enabled, MCLK=32 MHz, Periodic interrupt enabled



# 3.3.3 Power-Up and Supply Threshold Charcteristics

Table 18 provides the characteristics of the supply threshold in XMC1100.

Table 18 Power-Up and Supply Threshold Parameters (Operating Conditions apply) 1)

Parameter	Symbol	\	/alues		Unit	Note /
		Min.	Тур.	Max.		Test Condition
$\overline{V_{\mathrm{DDP}}}$ ramp-up time	$t_{RAMPUP}SR$	$\frac{V_{\rm DDP}}{S_{\rm VDDPrise}}$	_	10 <sup>7</sup>	μS	
$\overline{V_{\mathrm{DDP}}}$ slew rate	$S_{ extsf{VDDPOP}} \operatorname{SR}$	0	_	0.1	V/µs	Slope during normal operation
	$S_{ m VDDP10}$ SR	0	_	10	V/μs	Slope during fast transient within +/- 10% of $V_{\rm DDP}$
	$S_{ m VDDPrise}$ SR	0	_	10	V/μs	Slope during power-on or restart after brownout event
	$S_{ m VDDPfall}^{2)}{ m SR}$	0	_	0.25	V/μs	Slope during supply falling out of the +/-10% limits <sup>3)</sup>
$\overline{V_{\mathrm{DDP}}}$ prewarning voltage	$V_{DDPPW}CC$	2.1	2.25	2.4	V	ANAVDEL.VDEL_ SELECT = 00 <sub>B</sub>
		2.85	3	3.15	V	ANAVDEL.VDEL_ SELECT = 01 <sub>B</sub>
		4.2	4.4	4.6	V	ANAVDEL.VDEL_ SELECT = 10 <sub>B</sub>
$\overline{V_{\mathrm{DDP}}}$ brownout reset voltage	$V_{\mathrm{DDPBO}}$ CC	1.55	1.62	1.75	V	calibrated, before user code starts running
Start-up time from power-on reset	t <sub>SSW</sub> SR	_	320	_	μS	Time to the first user code instruction <sup>4)</sup>

<sup>1)</sup> Not all parameters are 100% tested, but are verified by design/characterisation.

A capacitor of at least 100 nF has to be added between V<sub>DDP</sub> and V<sub>SSP</sub> to fulfill the requirement as stated for this parameter.



## 3.3.5 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

 Table 21
 SWD Interface Timing Parameters (Operating Conditions apply)

Parameter	Symbol		Values	i	Unit	Note /
		Min.	Тур.	Max.		Test Condition
SWDCLK high time	t <sub>1</sub> SR	50	-	500000	ns	_
SWDCLK low time	t <sub>2</sub> SR	50	-	500000	ns	_
SWDIO input setup to SWDCLK rising edge	t <sub>3</sub> SR	10	_	_	ns	_
SWDIO input hold after SWDCLK rising edge	t <sub>4</sub> SR	10	_	_	ns	_
SWDIO output valid time	t <sub>5</sub> CC	_	-	68	ns	C <sub>L</sub> = 50 pF
after SWDCLK rising edge		_	-	62	ns	C <sub>L</sub> = 30 pF
SWDIO output hold time from SWDCLK rising edge	t <sub>6</sub> CC	4	_	_	ns	




Figure 14 SWD Timing



# 3.3.7 Peripheral Timings

Note: These parameters are not subject to production test, but verified by design and/or characterization.

## 3.3.7.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 23 USIC SSC Master Mode Timing

Parameter		nbol	Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
Slave select output SELO active to first SCLKOUT transmit edge	<i>t</i> <sub>1</sub>	CC	80	-	-	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	<i>t</i> <sub>2</sub>	CC	0	_	-	ns	
Data output DOUT[3:0] valid time	$t_3$	CC	-10	-	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	<i>t</i> <sub>4</sub>	SR	80	-	-	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	<i>t</i> <sub>5</sub>	SR	0	-	-	ns	

Table 24 USIC SSC Slave Mode Timing

Parameter	Symbol		Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
Select input DX2 setup to first clock input DX1 transmit edge <sup>1)</sup>	t <sub>10</sub> S	SR	10	_	-	ns	
Select input DX2 hold after last clock input DX1 receive edge <sup>1)</sup>	t <sub>11</sub> S	SR	10	_	_	ns	






Figure 16 USIC IIC Stand and Fast Mode Timing

## 3.3.7.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.  $\label{eq:using_parameters}$ 

Note: Operating Conditions apply.

Table 27 USIC IIS Master Transmitter Timing

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Clock period	t <sub>1</sub> CC	$2/f_{\rm MCLK}$	-	-	ns	$V_{DDP} \geq 3\;V$
		$4/f_{MCLK}$	-	-	ns	$V_{DDP} < 3 \; V$
Clock HIGH	t <sub>2</sub> CC	0.35 x	-	-	ns	
		$t_{1min}$				
Clock Low	t <sub>3</sub> CC	0.35 x	-	-	ns	
		$t_{1min}$				
Hold time	t <sub>4</sub> CC	0	-	-	ns	
Clock rise time	t <sub>5</sub> CC	-	-	0.15 x	ns	
				$t_{1min}$		



### Package and Reliability




Figure 22 PG-VQFN-40-13

All dimensions in mm.