

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I2S, POR, PWM, WDT
Number of I/O	26
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-38-9
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1100t038f0032aaxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2014-05
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2014 Infineon Technologies AG
All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (<a href="https://www.infineon.com">www.infineon.com</a>).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



### **Summary of Features**

- High code density with 32-bit performance
- Single cycle 32-bit hardware multiplier
- System timer (SysTick) for Operating System support
- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for programmable processing of external and internal service requests

### **On-Chip Memories**

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 64 kbytes on-chip Flash program and data memory

### **On-Chip Peripherals**

- Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- A/D Converters, up to 12 channels, includes a 12-bit analog to digital converter
- Capture/Compare Units 4 (CCU4) for use as general purpose timers
- · Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG), provides random data with fast generation times
- Temperature Sensor (TSE)

#### Input/Output Lines

- Programmable port driver control module (PORTS)
- Individual bit addressability
- · Tri-stated in input mode
- Push/pull or open drain output mode
- · Configurable pad hysteresis

#### **On-Chip Debug Support**

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

# 1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

<DDD> the derivatives function set



### **Summary of Features**

Table 1 Synopsis of XMC1100 Device Types (cont'd)

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1100-Q040F0032	PG-VQFN-40-13	32	16
XMC1100-Q040F0064	PG-VQFN-40-13	64	16

### 1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC1100 Device Types<sup>1)</sup>

Derivative	ADC channel
XMC1100-T016	6
XMC1100-T038	12
XMC1100-Q024	8
XMC1100-Q040	12

<sup>1)</sup> Features that are not included in this table are available in all the derivatives

Table 3 ADC Channels

Package	VADC0 G0	VADC0 G1
PG-TSSOP-16	CH0CH5	_
PG-TSSOP-38	CH0CH7	CH1, CH5 CH7
PG-VQFN-24	CH0CH7	_
PG-VQFN-40	CH0CH7	CH1, CH5 CH7

# 1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is a 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location:  $1000~0F00_H~(MSB)$  -  $1000~0F1B_H~(LSB)$ . The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.



# **Summary of Features**

Table 4 XMC1100 Chip Identification Number

Derivative	Value	Marking
XMC1100-T016F0008	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00003000 101ED083 <sub>H</sub>	AA
XMC1100-T016F0016	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 <sub>H</sub>	AA
XMC1100-T016F0032	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 <sub>H</sub>	AA
XMC1100-T016F0064	00011032 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-T016X0064	00011033 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-T038F0016	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 <sub>H</sub>	AA
XMC1100-T038F0032	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 <sub>H</sub>	AA
XMC1100-T038F0064	00011012 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-T038X0064	00011013 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-Q024F0008	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00003000 101ED083 <sub>H</sub>	AA
XMC1100-Q024F0016	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 <sub>H</sub>	AA
XMC1100-Q024F0032	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 <sub>H</sub>	AA
XMC1100-Q024F0064	00011062 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA
XMC1100-Q040F0016	00011042 01CF00FF 00001F37 00000000 00000B00 00001000 00005000 101ED083 <sub>H</sub>	AA
XMC1100-Q040F0032	00011042 01CF00FF 00001F37 00000000 00000B00 00001000 00009000 101ED083 <sub>H</sub>	AA
XMC1100-Q040F0064	00011042 01CF00FF 00001F37 00000000 00000B00 00001000 00011000 101ED083 <sub>H</sub>	AA



#### **General Device Information**




Figure 3 XMC1100 Logic Symbol for VQFN-24 and VQFN-40

# XMC1100 XMC1000 Family

#### Table 8 **Port I/O Functions**

Function					Outputs					Inputs								
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input	Input
P0.0	ERU0. PDOUT0		ERU0. GOUT0	CCU40.OUT0		USICO_CHO. SELOO	USIC0_CH1. SELO0					CCU40.IN0C				USIC0_CH0. DX2A	USIC0_CH1. DX2A	
P0.1	ERU0. PDOUT1		ERU0. GOUT1	CCU40.OUT1			SCU. VDROP					CCU40.IN1C						
P0.2	ERU0. PDOUT2		ERU0. GOUT2	CCU40.OUT2		VADC0. EMUX02						CCU40.IN2C						
P0.3	ERU0. PDOUT3		ERU0. GOUT3	CCU40.OUT3		VADC0. EMUX01						CCU40.IN3C						
P0.4				CCU40.OUT1		VADC0. EMUX00	WWDT. SERVICE_OU T											
P0.5				CCU40.OUT0														1
P0.6				CCU40.OUT0		USIC0_CH1. MCLKOUT	USICO_CH1. DOUTO					CCU40.IN0B				USICO_CH1. DX0C		
P0.7				CCU40.OUT1		USICO_CHO. SCLKOUT	USICO_CH1. DOUTO					CCU40.IN1B				USICO_CHO. DX1C	USIC0_CH1. DX0D	USIC0_CH1. DX1C
P0.8				CCU40.OUT2		USICO_CHO. SCLKOUT	USICO_CH1. SCLKOUT					CCU40.IN2B				USICO_CHO. DX1B	USIC0_CH1. DX1B	
P0.9				CCU40.OUT3		USICO_CHO. SELOO	USIC0_CH1. SELO0					CCU40.IN3B				USIC0_CH0. DX2B	USIC0_CH1. DX2B	
P0.10						USIC0_CH0. SELO1	USIC0_CH1. SELO1									USIC0_CH0. DX2C	USIC0_CH1. DX2C	
P0.11				USICO_CHO. MCLKOUT		USIC0_CH0. SELO2	USIC0_CH1. SELO2									USIC0_CH0. DX2D	USIC0_CH1. DX2D	
P0.12						USICO_CHO. SELO3						CCU40.IN0A	CCU40.IN1A	CCU40.IN2A	CCU40.IN3A	USIC0_CH0. DX2E		
P0.13	WWDT. SERVICE_OU T					USIC0_CH0. SELO4										USIC0_CH0. DX2F		
P0.14						USICO_CHO. DOUTO	USICO_CHO. SCLKOUT									USICO_CHO. DX0A	USICO_CHO. DX1A	
P0.15						USICO_CHO. DOUTO	USICO_CH1. MCLKOUT									USICO_CHO. DX0B		
P1.0		CCU40.OUT0					USICO_CHO. DOUTO		USICO_CHO. DOUTO		USICO_CHO. HWINO					USICO_CHO. DX0C		
P1.1	VADC0. EMUX00	CCU40.OUT1				USICO_CHO. DOUTO	USICO_CH1. SELO0		USICO_CHO. DOUT1		USICO_CHO. HWIN1					USICO_CHO. DX0D	USICO_CHO. DX1D	USIC0_CH1. DX2E
P1.2	VADC0. EMUX01	CCU40.OUT2					USICO_CH1. DOUTO		USICO_CHO. DOUT2		USICO_CHO. HWIN2					USIC0_CH1. DX0B		
P1.3	VADC0. EMUX02	CCU40.OUT3				USIC0_CH1. SCLKOUT	USICO_CH1. DOUTO		USICO_CHO. DOUT3		USICO_CHO. HWIN3					USICO_CH1. DX0A	USIC0_CH1. DX1A	
P1.4	VADC0. EMUX10	USICO_CH1. SCLKOUT				USICO_CHO. SELOO	USIC0_CH1. SELO1									USIC0_CH0. DX5E	USICO_CH1. DX5E	
P1.5	VADC0. EMUX11	USICO_CHO. DOUTO				USIC0_CH0. SELO1	USIC0_CH1. SELO2									USIC0_CH1. DX5F		



## 3 Electrical Parameter

This section provides the electrical parameter which are implementation-specific for the XMC1100.

#### 3.1 General Parameters

# 3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1100 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

#### CC

Such parameters indicate Controller Characteristics, which are distinctive feature of the XMC1100 and must be regarded for a system design.

#### SR

Such parameters indicate **S**ystem Requirements, which must be provided by the application system in which the XMC1100 is designed in.



# 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 9 Absolute Maximum Rating Parameters

Parameter	Symb	ool		Va	lues	Unit	Note /
			Min.	Тур.	Max.		Test Cond ition
Junction temperature	$T_{J}$	SR	-40	_	115	°C	_
Storage temperature	$T_{S}$	SR	-40	_	125	°C	_
Voltage on power supply pin with respect to $V_{\rm SSP}$	$V_{DDP}$	SR	-0.3	_	6	V	-
Voltage on any pin with respect to $V_{\rm SSP}$	$V_{IN}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	whichever is lower
Voltage on any analog input pin with respect to $V_{\rm SSP}$	$V_{AIN} \ V_{AREF}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	_
Input current on any pin during overload condition	$I_{IN}$	SR	-10	_	10	mA	-
Absolute sum of all input currents during overload condition	$\Sigma  I_{IN} $	SR	_	_	50	mA	-
Analog comparator input voltage	$V_{CM}$	SR	-0.3	_	$V_{\rm DDP}$ + 0.3	V	



## 3.2 DC Parameters

# 3.2.1 Input/Output Characteristics

Table 11 provides the characteristics of the input/output pins of the XMC1100.

Table 11 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit	Values	Unit	Test Conditions
			Min.	Max.		
Output low voltage on port pins	$V_{OLP}$	CC	_	1.0	V	$I_{\rm OL}$ = 11 mA (5 V) $I_{\rm OL}$ = 7 mA (3.3 V)
(with standard pads)			_	0.4	V	$I_{\rm OL}$ = 5 mA (5 V) $I_{\rm OL}$ = 3.5 mA (3.3 V)
Output low voltage on high current pads	$V_{OLP1}$	CC	_	1.0	V	$I_{\rm OL}$ = 50 mA (5 V) $I_{\rm OL}$ = 25 mA (3.3 V)
			_	0.32	V	I <sub>OL</sub> = 10 mA (5 V)
			_	0.4	V	$I_{\rm OL}$ = 5 mA (3.3 V)
Output high voltage on port pins	$V_{OHP}$	CC	$V_{\mathrm{DDP}}$ - 1.0	_	٧	$I_{\rm OH}$ = -10 mA (5 V) $I_{\rm OH}$ = -7 mA (3.3 V)
(with standard pads)			$V_{\mathrm{DDP}}$ - 0.4	_	V	$I_{\rm OH}$ = -4.5 mA (5 V) $I_{\rm OH}$ = -2.5 mA (3.3 V)
Output high voltage on high current pads	$V_{OHP1}$	CC	V <sub>DDP</sub> - 0.32	_	V	$I_{\rm OH}$ = -6 mA (5 V)
			V <sub>DDP</sub> - 1.0	-	V	$I_{OH} = -8 \text{ mA } (3.3 \text{ V})$
			V <sub>DDP</sub> - 0.4	-	V	$I_{\rm OH}$ = -4 mA (3.3 V)
Input low voltage on port pins (Standard Hysteresis)	$V_{ILPS}$	SR	_	$0.19 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input high voltage on port pins (Standard Hysteresis)	$V_{IHPS}$	SR	$0.7  imes V_{DDP}$	_	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input low voltage on port pins (Large Hysteresis)	$V_{ILPL}$	SR	_	$0.08 \times V_{\text{DDP}}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>3)</sup>

Subject to Agreement on the Use of Product Information



Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

•			•	•	•	,
Parameter	Symbol		Limit \	/alues	Unit	Test Conditions
			Min.	Max.		
	I <sub>MVDD1</sub> S	SR	-	130	mA	3)
$\begin{array}{c} {\rm Maximum~current~into} \\ V_{\rm DDP}~({\rm TSSOP38}, \\ {\rm VQFN40}) \end{array}$	I <sub>MVDD2</sub> S	SR	_	260	mA	3)
$\begin{tabular}{ll} \hline & & & \\ & & & $	I <sub>MVSS1</sub> S	SR	-	130	mA	3)
$\begin{tabular}{ll} \hline & & & \\ & & & $	I <sub>MVSS2</sub> S	SR	-	260	mA	3)

Not subject to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

<sup>2)</sup> An additional error current  $(I_{INJ})$  will flow if an overload current flows through an adjacent pin.

<sup>3)</sup> Not subject to production test, verified by design/characterization.

<sup>4)</sup> Not subject to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V<sub>DDP</sub> is powered off.



# 3.2.2 Analog to Digital Converters (ADC)

Table 12 shows the Analog to Digital Converter (ADC) characteristics.

Table 12 ADC Characteristics (Operating Conditions apply)

Parameter	Symbol		Value	s	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Supply voltage range (internal reference)	$V_{ m DD\_int}{ m SR}$	1.8	_	3.0	V	SHSCFG.AREF = 11 <sub>B</sub>	
		3.0	_	5.5	V	SHSCFG.AREF = 10 <sub>B</sub>	
Supply voltage range (external reference)	$V_{ m DD\_ext}{ m SR}$	3.0	_	5.5	٧	SHSCFG.AREF = $00_{B}$	
Analog input voltage range	$V_{AIN}SR$	<i>V</i> <sub>SSP</sub> - 0.05	_	<i>V</i> <sub>DDP</sub> + 0.05	٧		
Auxiliary analog reference ground (SH0-CH0, SH1-CH0)	$V_{REFGND}SR$	V <sub>SSP</sub> - 0.05	_	V <sub>DDP</sub> + 0.05	V		
Internal reference	$V_{REFINT}$ CC	4.82	5	5.18	V	-40°C - 105°C	
voltage (full scale value)		4.9	5	5.1	V	0°C - 85°C <sup>1)</sup>	
Switched capacitance of an analog input <sup>1)</sup>	$C_{AINS}$ CC	_	1.2	2	pF	GNCTRxz.GAINy = 00 <sub>B</sub> (unity gain)	
		_	1.2	2	pF	GNCTRxz.GAINy = 01 <sub>B</sub> (gain g1)	
		_	4.5	6	pF	GNCTRxz.GAINy = 10 <sub>B</sub> (gain g2)	
		_	4.5	6	pF	GNCTRxz.GAINy = 11 <sub>B</sub> (gain g3)	
Total capacitance of an analog input	$C_{AINT}$ CC	_	_	10	pF	1)	
Total capacitance of the reference input	$C_{AREFT}CC$	_	-	10	pF	1)	



Table 12 ADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Value	s	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Gain settings	$G_{IN}CC$		1		_	GNCTRxz.GAINy = 00 <sub>B</sub> (unity gain)	
			3		_	GNCTRxz.GAINy = 01 <sub>B</sub> (gain g1)	
			6		_	GNCTRxz.GAINy = 10 <sub>B</sub> (gain g2)	
			12		_	GNCTRxz.GAINy = 11 <sub>B</sub> (gain g3)	
Sample Time	t <sub>sample</sub> CC	3	_	_	$f_{ m ADC}$	$V_{\rm DDP}$ = 5.0 V	
		3	_	-	$f_{ADC}$	$V_{\rm DDP}$ = 3.3 V	
		30	_	_	$f_{ADC}$	$V_{\rm DDP}$ = 1.8 V	
Sigma delta loop hold time	t <sub>SD_hold</sub> CC	20	_	_	μS	Residual charge stored in an active sigma delta loop remains available	
Conversion time in fast compare mode	t <sub>CF</sub> CC		9		$f_{\mathrm{ADC}}$	2)	
Conversion time in 12-bit mode	t <sub>C12</sub> CC		20		$f_{\mathrm{ADC}}$	2)	
Maximum sample rate in 12-bit mode <sup>3)</sup>	$f_{\mathrm{C12}}\mathrm{CC}$	_	_	f <sub>ADC</sub> / 42.5	_	1 sample pending	
		_	_	f <sub>ADC</sub> / 62.5	_	2 samples pending	
Conversion time in 10-bit mode	t <sub>C10</sub> CC		18		$f_{ADC}$	2)	
Maximum sample rate in 10-bit mode <sup>3)</sup>	$f_{\mathrm{C10}}\mathrm{CC}$	_	_	f <sub>ADC</sub> / 40.5		1 sample pending	
		_	_	f <sub>ADC</sub> / 58.5	_	2 samples pending	
Conversion time in 8-bit mode	t <sub>C8</sub> CC		16		$f_{ADC}$	2)	



# 3.2.3 Temperature Sensor Characteristics

Table 13 Temperature Sensor Characteristics<sup>1)</sup>

Parameter	Symbol		Value	s	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Measurement time	t <sub>M</sub> CC	_	-	10	ms	
Temperature sensor range	$T_{\rm SR}$ SR	-40	_	115	°C	
Sensor Accuracy <sup>2)</sup>	$T_{TSAL}CC$	_	+/-20	-	°C	$T_{\rm J}$ = -40 °C (calibrated)
		_	+/-12	-	°C	$T_{\rm J}$ = -25 °C (calibrated)
		-5	-	5	°C	$T_{J} = 0~^{\circ}C$
		-2	-	2	°C	$T_{\rm J}$ = 25 °C (calibrated)
		-4	-	4	°C	<i>T</i> <sub>J</sub> = 70 °C
		-2	_	2	°C	$T_{\rm J}$ = 115 °C (calibrated)

<sup>1)</sup> Not subject to production test, verified by design/characterization.

<sup>2)</sup> The temperature sensor accuracy is independent of the supply voltage.



# 3.3.5 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

 Table 21
 SWD Interface Timing Parameters (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
SWDCLK high time	t <sub>1</sub> SR	50	-	500000	ns	_
SWDCLK low time	t <sub>2</sub> SR	50	-	500000	ns	_
SWDIO input setup to SWDCLK rising edge	t <sub>3</sub> SR	10	_	_	ns	_
SWDIO input hold after SWDCLK rising edge	t <sub>4</sub> SR	10	_	_	ns	_
SWDIO output valid time after SWDCLK rising edge	t <sub>5</sub> CC	_	-	68	ns	C <sub>L</sub> = 50 pF
		_	-	62	ns	C <sub>L</sub> = 30 pF
SWDIO output hold time from SWDCLK rising edge	t <sub>6</sub> CC	4	_	_	ns	




Figure 14 SWD Timing






Figure 17 USIC IIS Master Transmitter Timing

Table 28 USIC IIS Slave Receiver Timing

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t <sub>6</sub> SR	$4/f_{MCLK}$	-	-	ns	
Clock HIGH	t <sub>7</sub> SR	0.35 x t <sub>6min</sub>	-	-	ns	
Clock Low	t <sub>8</sub> SR	0.35 x t <sub>6min</sub>	-	-	ns	
Set-up time	t <sub>9</sub> SR	0.2 x t <sub>6min</sub>	-	-	ns	
Hold time	t <sub>10</sub> SR	10	-	-	ns	




Figure 18 USIC IIS Slave Receiver Timing



# 4 Package and Reliability

The XMC1100 is a member of the XMC1000 Derivatives of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

## 4.1 Package Parameters

Table 29 provides the thermal characteristics of the packages used in XMC1100.

Table 29 Thermal Characteristics of the Packages

· · · · · · · · · · · · · · · · · · ·						
Parameter	Symbol	Limit Values		Unit	Package Types	
		Min.	Max.			
Exposed Die Pad Dimensions	Ex × Ey	-	2.7 × 2.7	mm	PG-VQFN-24-19	
	CC	-	3.7 × 3.7	mm	PG-VQFN-40-13	
Thermal resistance Junction-Ambient	$R_{\Theta \sf JA}$ CC	-	104.6	K/W	PG-TSSOP-16-8 <sup>1)</sup>	
		-	70.3	K/W	PG-TSSOP-38-9 <sup>1)</sup>	
		-	46.0	K/W	PG-VQFN-24-19 <sup>1)</sup>	
		-	38.4	K/W	PG-VQFN-40-13 <sup>1)</sup>	

<sup>1)</sup> Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground V<sub>SSP</sub>, independent of EMC and thermal requirements.

#### 4.1.1 Thermal Considerations

When operating the XMC1100 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance  $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.

The difference between junction temperature and ambient temperature is determined by  $\Delta T = (P_{INT} + P_{IOSTAT} + P_{IODYN}) \times R_{\Theta,IA}$ 



The internal power consumption is defined as

 $P_{\rm INT}$  =  $V_{\rm DDP} \times I_{\rm DDP}$  (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as  $P_{\text{IOSTAT}}$  =  $\Sigma((V_{\text{DDP}}-V_{\text{OH}}) \times I_{\text{OH}})$  +  $\Sigma(V_{\text{OL}} \times I_{\text{OL}})$ 

The dynamic external power consumption caused by the output drivers ( $P_{\mathsf{IODYN}}$ ) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce  $V_{\text{DDP}}$ , if possible in the system
- · Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers



# 4.2 Package Outlines




Figure 19 PG-TSSOP-38-9






Figure 20 PG-TSSOP-16-8






Figure 21 PG-VQFN-24-19