




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                        |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | -                                                                                                                                                               |
| Total RAM Bits                 | 36864                                                                                                                                                           |
| Number of I/O                  | 68                                                                                                                                                              |
| Number of Gates                | 250000                                                                                                                                                          |
| Voltage - Supply               | 1.425V ~ 1.575V                                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | -40°C ~ 125°C (TA)                                                                                                                                              |
| Package / Case                 | 100-TQFP                                                                                                                                                        |
| Supplier Device Package        | 100-VQFP (14x14)                                                                                                                                                |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a3p250-1vq100t">https://www.e-xfl.com/product-detail/microchip-technology/a3p250-1vq100t</a> |

## Temperature Grade Offerings

| Package | A3P060  | A3P125  | A3P250  | A3P1000 |
|---------|---------|---------|---------|---------|
| VQ100   | C, I, T | C, I, T | C, I, T | –       |
| FG144   | C, I, T | C, I, T | C, I, T | C, I, T |
| FG256   | –       | –       | C, I, T | C, I, T |
| FG484   | –       | –       | –       | C, I, T |
| QNG132  | –       | C, I, T | C, I, T | –       |

### Notes:

1. C = Commercial temperature range: 0°C to 70°C
2. I = Industrial temperature range: –40°C to 85°C
3. T = Automotive temperature range: Grade 2 and Grade 1 AEC-Q100  
 Grade 2 = 105°C  $T_A$  and 115°C  $T_J$   
 Grade 1 = 125°C  $T_A$  and 135°C  $T_J$
4. Specifications for Commercial and Industrial grade devices can be found in the [ProASIC3 Flash Family FPGAs datasheet](#).

## Speed Grade and Temperature Grade Matrix

| Temperature Grade                               | Std. | –1 |
|-------------------------------------------------|------|----|
| T (Grade 1 and Grade 2), Commercial, Industrial | 3    | 3  |

### Notes:

1. T = Automotive temperature range: Grade 2 and Grade 1 AEC-Q100  
 Grade 2 = 105°C  $T_A$  and 115°C  $T_J$   
 Grade 1 = 125°C  $T_A$  and 135°C  $T_J$
2. Specifications for Commercial and Industrial grade devices can be found in the [ProASIC3 Flash Family FPGAs datasheet](#).

Contact your local Microsemi SoC Products Group representative for device availability:  
<http://www.microsemi.com/soc/contact/default.aspx>.

## Calculating Power Dissipation

### Quiescent Supply Current

**Table 2-6 • Quiescent Supply Current Characteristics**

|                                      | A3P060 | A3P125 | A3P250 | A3P1000 |
|--------------------------------------|--------|--------|--------|---------|
| Typical (25°C)                       | 2 mA   | 2 mA   | 3 mA   | 8 mA    |
| Maximum (Automotive Grade 1) – 135°C | 53 mA  | 53 mA  | 106 mA | 265 mA  |
| Maximum (Automotive Grade 2) – 115°C | 26 mA  | 26 mA  | 53 mA  | 131 mA  |

*Note:*  $I_{DD}$  includes  $V_{CC}$ ,  $V_{PUMP}$ ,  $V_{CCI}$ , and  $V_{MV}$  currents. Values do not include I/O static contribution, which is shown in [Table 2-7](#) and [Table 2-10](#) on [page 2-8](#).

### Power per I/O Pin

**Table 2-7 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings <sup>1</sup>**  
Applicable to Advanced I/O Banks

|                             | VMV (V) | Static Power<br>PDC2 (mW) <sup>1</sup> | Dynamic Power<br>PAC9 (μW/MHz) <sup>2</sup> |
|-----------------------------|---------|----------------------------------------|---------------------------------------------|
| <b>Single-Ended</b>         |         |                                        |                                             |
| 3.3 V LVTTTL / 3.3 V LVCMOS | 3.3     | –                                      | 16.69                                       |
| 2.5 V LVCMOS                | 2.5     | –                                      | 5.12                                        |
| 1.8 V LVCMOS                | 1.8     | –                                      | 2.13                                        |
| 1.5 V LVCMOS (JESD8-11)     | 1.5     | –                                      | 1.45                                        |
| 3.3 V PCI                   | 3.3     | –                                      | 18.11                                       |
| 3.3 V PCI-X                 | 3.3     | –                                      | 18.11                                       |
| <b>Differential</b>         |         |                                        |                                             |
| LVDS                        | 2.5     | 2.26                                   | 1.20                                        |
| LVPECL                      | 3.3     | 5.72                                   | 1.87                                        |

*Notes:*

- $P_{DC2}$  is the static power (where applicable) measured on VMV.
- $P_{AC9}$  is the total dynamic power measured on  $V_{CC}$  and VMV.

**Table 2-19 • I/O AC Parameter Definitions**

| Parameter  | Parameter Definition                                                        |
|------------|-----------------------------------------------------------------------------|
| $t_{DP}$   | Data-to-Pad delay through the Output Buffer                                 |
| $t_{PY}$   | Pad-to-Data delay through the Input Buffer                                  |
| $t_{DOUT}$ | Data-to-Output Buffer delay through the I/O interface                       |
| $t_{EOUT}$ | Enable-to-Output Buffer Tristate Control delay through the I/O interface    |
| $t_{DIN}$  | Input Buffer-to-Data delay through the I/O interface                        |
| $t_{HZ}$   | Enable-to-Pad delay through the Output Buffer—High to Z                     |
| $t_{ZH}$   | Enable-to-Pad delay through the Output Buffer—Z to High                     |
| $t_{LZ}$   | Enable-to-Pad delay through the Output Buffer—Low to Z                      |
| $t_{ZL}$   | Enable-to-Pad delay through the Output Buffer—Z to Low                      |
| $t_{ZHS}$  | Enable-to-Pad delay through the Output Buffer with delayed enable—Z to High |
| $t_{ZLS}$  | Enable-to-Pad delay through the Output Buffer with delayed enable—Z to Low  |

**Table 2-20 • Summary of I/O Timing Characteristics—Software Default Settings**  
**–1 Speed Grade, Automotive-Case Conditions:  $T_J = 115^{\circ}\text{C}$ , Worst Case  $V_{CC} = 1.425\text{ V}$**   
**Worst Case  $V_{CCI} = 3.0\text{ V}$**   
**Advanced I/O Banks**

| I/O Standard                | Drive Strength (mA) | Slew Rate | Capacitive Load (pF) | External Resistor ( $\Omega$ ) | $t_{DOUT}$ (ns) | $t_{DP}$ (ns) | $t_{DIN}$ (ns) | $t_{PY}$ (ns) | $t_{EOUT}$ (ns) | $t_{ZL}$ (ns) | $t_{ZH}$ (ns) | $t_{LZ}$ (ns) | $t_{HZ}$ (ns) | $t_{ZLS}$ (ns) | $t_{ZHS}$ (ns) | Units |
|-----------------------------|---------------------|-----------|----------------------|--------------------------------|-----------------|---------------|----------------|---------------|-----------------|---------------|---------------|---------------|---------------|----------------|----------------|-------|
| 3.3 V LVTTTL / 3.3 V LVCMOS | 12 mA               | High      | 35 pF                | –                              | 0.53            | 3.25          | 0.04           | 0.94          | 0.38            | 3.31          | 1.51          | 2.96          | 1.88          | 5.37           | 2.71           | ns    |
| 2.5 V LVCMOS                | 12 mA               | High      | 35 pF                | –                              | 0.53            | 3.28          | 0.04           | 1.19          | 0.38            | 3.34          | 3.16          | 1.77          | 1.80          | 5.39           | 5.22           | ns    |
| 1.8 V LVCMOS                | 12 mA               | High      | 35 pF                | –                              | 0.53            | 3.25          | 0.04           | 1.12          | 0.38            | 1.89          | 1.63          | 3.41          | 3.75          | 3.06           | 2.82           | ns    |
| 1.5 V LVCMOS                | 12 mA               | High      | 35 pF                | –                              | 0.53            | 3.75          | 0.04           | 1.32          | 0.38            | 2.18          | 1.91          | 3.63          | 3.87          | 3.35           | 3.11           | ns    |
| 3.3 V PCI                   | Per PCI spec        | High      | 10 pF                | 25 <sup>2</sup>                | 0.53            | 2.12          | 0.04           | 0.78          | 0.38            | 1.23          | 0.91          | 2.57          | 2.96          | 2.41           | 2.11           | ns    |
| 3.3 V PCI-X                 | Per PCI-X spec      | High      | 10 pF                | 25 <sup>2</sup>                | 0.53            | 2.47          | 0.04           | 0.77          | 0.38            | 1.23          | 0.91          | 2.57          | 2.96          | 2.41           | 2.11           | ns    |
| LVDS                        | 24 mA               | High      | –                    | –                              | 0.53            | 1.68          | 0.04           | 1.47          | –               | –             | –             | –             | –             | –              | –              | ns    |
| LVPECL                      | 24 mA               | High      | –                    | –                              | 0.53            | 1.66          | 0.04           | 1.29          | –               | –             | –             | –             | –             | –              | –              | ns    |

**Notes:**


- For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.
- Resistance is used to measure I/O propagation delays as defined in PCI specifications. See [Figure 2-11 on page 2-48](#) for connectivity. This resistor is not required during normal operation.

**Table 2-23 • Summary of I/O Timing Characteristics—Software Default Settings**  
**–1 Speed Grade, Automotive-Case Conditions:  $T_J = 115^{\circ}\text{C}$ , Worst Case  $V_{CC} = 1.425\text{ V}$**   
**Worst Case  $V_{CCI} = 3.0\text{ V}$**   
**Standard Plus I/O Banks**

| I/O Standard                | Drive Strength (mA) | Slew Rate | Capacitive Load (pF) | External Resistor | $t_{\text{BOUT}}$ (ns) | $t_{\text{BP}}$ (ns) | $t_{\text{BIN}}$ (ns) | $t_{\text{PY}}$ (ns) | $t_{\text{EOUT}}$ (ns) | $t_{\text{ZL}}$ (ns) | $t_{\text{ZH}}$ (ns) | $t_{\text{LZ}}$ (ns) | $t_{\text{HZ}}$ (ns) | $t_{\text{ZLS}}$ (ns) | $t_{\text{ZHS}}$ (ns) | Units |
|-----------------------------|---------------------|-----------|----------------------|-------------------|------------------------|----------------------|-----------------------|----------------------|------------------------|----------------------|----------------------|----------------------|----------------------|-----------------------|-----------------------|-------|
| 3.3 V LVTTTL / 3.3 V LVCMOS | 12 mA               | High      | 35 pF                | –                 | 0.55                   | 3.36                 | 0.04                  | 0.97                 | 0.39                   | 3.42                 | 1.56                 | 3.05                 | 1.94                 | 5.55                  | 2.80                  | ns    |
| 2.5 V LVCMOS                | 12 mA               | High      | 35 pF                | –                 | 0.55                   | 3.05                 | 0.04                  | 1.23                 | 0.39                   | 3.11                 | 2.99                 | 1.56                 | 1.69                 | 5.23                  | 5.11                  | ns    |
| 1.8 V LVCMOS                | 8 mA                | High      | 35 pF                | –                 | 0.55                   | 3.73                 | 0.04                  | 1.16                 | 0.39                   | 3.65                 | 3.86                 | 1.62                 | 1.68                 | 5.78                  | 5.99                  | ns    |
| 1.5 V LVCMOS                | 4 mA                | High      | 35 pF                | –                 | 0.55                   | 4.60                 | 0.04                  | 1.35                 | 0.39                   | 4.61                 | 5.05                 | 2.07                 | 1.85                 | 6.74                  | 7.18                  | ns    |
| 3.3 V PCI                   | Per PCI spec        | High      | 10 pF                | $25^2$            | 0.55                   | 2.55                 | 0.04                  | 0.82                 | 0.39                   | 1.27                 | 0.94                 | 2.65                 | 3.06                 | 2.49                  | 2.18                  | ns    |
| 3.3 V PCI-X                 | Per PCI-X spec      | High      | 10 pF                | $25^2$            | 0.55                   | 2.55                 | 0.04                  | 0.79                 | 0.39                   | 1.27                 | 0.94                 | 2.65                 | 3.06                 | 2.49                  | 2.18                  | ns    |

**Notes:**

1. For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.
2. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See [Figure 2-11 on page 2-48](#) for connectivity. This resistor is not required during normal operation.


**Figure 2-7 • AC Loading**
**Table 2-34 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|------------------------|
| 0             | 3.3            | 1.4                  | 35                     |

*Note:* \*Measuring point =  $V_{trip}$ . See [Table 2-18 on page 2-17](#) for a complete table of trip points.

**Table 2-48 • 2.5 V LVC MOS High Slew**

Automotive-Case Conditions:  $T_J = 135^{\circ}\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V  
Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | STD         | 0.64       | 9.26     | 0.05      | 1.45     | 0.46       | 8.28     | 9.26     | 1.24     | 1.12     | 10.78     | 11.756    | ns    |
|                | -1          | 0.55       | 7.87     | 0.04      | 1.23     | 0.39       | 7.05     | 7.87     | 1.24     | 1.13     | 9.17      | 10        | ns    |
| 6 mA           | STD         | 0.64       | 5.43     | 0.05      | 1.45     | 0.46       | 5.19     | 5.43     | 1.43     | 1.47     | 7.69      | 7.926     | ns    |
|                | -1          | 0.55       | 4.62     | 0.04      | 1.23     | 0.39       | 4.42     | 4.62     | 1.43     | 1.47     | 6.55      | 6.743     | ns    |
| 12 mA          | STD         | 0.64       | 3.59     | 0.05      | 1.45     | 0.46       | 3.65     | 3.51     | 1.56     | 1.69     | 6.15      | 6.012     | ns    |
|                | -1          | 0.55       | 3.05     | 0.04      | 1.23     | 0.39       | 3.11     | 2.99     | 1.56     | 1.69     | 5.23      | 5.114     | ns    |

**Notes:**

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

**Table 2-49 • 2.5 V LVC MOS Low Slew**

Automotive-Case Conditions:  $T_J = 135^{\circ}\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V  
Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | STD         | 0.64       | 12.12    | 0.05      | 1.45     | 0.46       | 11.89    | 12.12    | 1.25     | 1.08     | 14.39     | 14.622    | ns    |
|                | -1          | 0.55       | 10.31    | 0.04      | 1.23     | 0.39       | 10.12    | 10.31    | 1.25     | 1.08     | 12.24     | 12.438    | ns    |
| 6 mA           | STD         | 0.64       | 8.24     | 0.05      | 1.45     | 0.46       | 8.39     | 8.23     | 1.43     | 1.42     | 10.89     | 10.73     | ns    |
|                | -1          | 0.55       | 7.01     | 0.04      | 1.23     | 0.39       | 7.14     | 7.00     | 1.43     | 1.42     | 9.26      | 9.128     | ns    |
| 12 mA          | STD         | 0.64       | 6.30     | 0.05      | 1.45     | 0.46       | 6.41     | 6.16     | 1.56     | 1.63     | 8.91      | 8.656     | ns    |
|                | -1          | 0.55       | 5.35     | 0.04      | 1.23     | 0.39       | 5.45     | 5.24     | 1.56     | 1.63     | 7.58      | 7.364     | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

**Table 2-52 • 2.5 V LVC MOS High Slew**

Automotive-Case Conditions:  $T_J = 115^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$   
Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | STD         | 0.63       | 8.95     | 0.05      | 1.40     | 0.45       | 8.01     | 8.95     | 1.20     | 1.09     | 10.43     | 11.37     | ns    |
|                | -1          | 0.53       | 7.62     | 0.04      | 1.19     | 0.38       | 6.82     | 7.62     | 1.20     | 1.09     | 8.87      | 9.68      | ns    |
| 6 mA           | STD         | 0.63       | 5.25     | 0.05      | 1.40     | 0.45       | 5.03     | 5.25     | 1.38     | 1.42     | 7.44      | 7.67      | ns    |
|                | -1          | 0.53       | 4.47     | 0.04      | 1.19     | 0.38       | 4.27     | 4.47     | 1.38     | 1.42     | 6.33      | 6.52      | ns    |
| 12 mA          | STD         | 0.63       | 3.47     | 0.05      | 1.40     | 0.45       | 3.53     | 3.40     | 1.51     | 1.63     | 5.95      | 5.82      | ns    |
|                | -1          | 0.53       | 2.95     | 0.04      | 1.19     | 0.38       | 3.01     | 2.89     | 1.51     | 1.63     | 5.06      | 4.95      | ns    |

**Notes:**

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

**Table 2-53 • 2.5 V LVC MOS Low Slew**

Automotive-Case Conditions:  $T_J = 115^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$   
Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | STD         | 0.63       | 11.73    | 0.05      | 1.40     | 0.45       | 11.51    | 11.73    | 1.21     | 1.04     | 13.93     | 14.15     | ns    |
|                | -1          | 0.53       | 9.98     | 0.04      | 1.19     | 0.38       | 9.79     | 9.98     | 1.21     | 1.04     | 11.85     | 12.03     | ns    |
| 6 mA           | STD         | 0.63       | 7.97     | 0.05      | 1.40     | 0.45       | 8.12     | 7.96     | 1.38     | 1.37     | 10.54     | 10.38     | ns    |
|                | -1          | 0.53       | 6.78     | 0.04      | 1.19     | 0.38       | 6.91     | 6.77     | 1.39     | 1.37     | 8.96      | 8.83      | ns    |
| 12 mA          | STD         | 0.63       | 6.09     | 0.05      | 1.40     | 0.45       | 6.20     | 5.96     | 1.51     | 1.58     | 8.62      | 8.38      | ns    |
|                | -1          | 0.53       | 5.18     | 0.04      | 1.19     | 0.38       | 5.28     | 5.07     | 1.51     | 1.58     | 7.33      | 7.12      | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

**Table 2-62 • 1.8 V LVC MOS Low Slew**

**Automotive-Case Conditions:**  $T_J = 115^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$   
**Applicable to Advanced I/O Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | STD         | 0.63       | 16.80    | 0.05      | 1.40     | 0.45       | 15.27    | 16.80    | 1.48     | 0.84     | 17.69     | 19.22     | ns    |
|                | -1          | 0.53       | 14.29    | 0.04      | 1.19     | 0.38       | 12.99    | 14.29    | 1.49     | 0.84     | 15.05     | 16.35     | ns    |
| 4 mA           | STD         | 0.63       | 11.33    | 0.05      | 1.40     | 0.45       | 11.26    | 11.33    | 1.73     | 1.43     | 13.68     | 13.75     | ns    |
|                | -1          | 0.53       | 9.64     | 0.04      | 1.19     | 0.38       | 9.58     | 9.64     | 1.73     | 1.43     | 11.64     | 11.70     | ns    |
| 6 mA           | STD         | 0.63       | 8.71     | 0.05      | 1.40     | 0.45       | 8.87     | 8.48     | 1.89     | 1.72     | 11.29     | 10.90     | ns    |
|                | -1          | 0.53       | 7.41     | 0.04      | 1.19     | 0.38       | 7.54     | 7.22     | 1.89     | 1.72     | 9.60      | 9.27      | ns    |
| 8 mA           | STD         | 0.63       | 8.12     | 0.05      | 1.40     | 0.45       | 8.27     | 7.89     | 1.93     | 1.79     | 10.69     | 10.31     | ns    |
|                | -1          | 0.53       | 6.90     | 0.04      | 1.19     | 0.38       | 7.03     | 6.72     | 1.93     | 1.79     | 9.09      | 8.77      | ns    |
| 12 mA          | STD         | 0.63       | 7.89     | 0.05      | 1.40     | 0.45       | 7.83     | 7.89     | 1.98     | 2.07     | 10.25     | 10.31     | ns    |
|                | -1          | 0.53       | 6.71     | 0.04      | 1.19     | 0.38       | 6.66     | 6.71     | 1.98     | 2.07     | 8.72      | 8.77      | ns    |
| 16 mA          | STD         | 0.63       | 7.89     | 0.05      | 1.40     | 0.45       | 7.83     | 7.89     | 1.98     | 2.07     | 10.25     | 10.31     | ns    |
|                | -1          | 0.53       | 6.71     | 0.04      | 1.19     | 0.38       | 6.66     | 6.71     | 1.98     | 2.07     | 8.72      | 8.77      | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

**Table 2-63 • 1.8 V LVC MOS High Slew**

**Automotive-Case Conditions:**  $T_J = 115^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$   
**Applicable to Standard Plus I/O Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | STD         | 0.63       | 12.83    | 0.05      | 1.32     | 0.45       | 9.44     | 12.26    | 1.20     | 0.80     | 11.86     | 14.68     | ns    |
|                | -1          | 0.53       | 10.92    | 0.04      | 1.12     | 0.38       | 8.03     | 10.43    | 1.20     | 0.80     | 10.09     | 12.49     | ns    |
| 4 mA           | STD         | 0.63       | 7.48     | 0.05      | 1.32     | 0.45       | 5.93     | 7.01     | 1.41     | 1.36     | 8.35      | 9.43      | ns    |
|                | -1          | 0.53       | 6.36     | 0.04      | 1.12     | 0.38       | 5.04     | 5.97     | 1.42     | 1.37     | 7.10      | 8.02      | ns    |
| 6 mA           | STD         | 0.63       | 4.81     | 0.05      | 1.32     | 0.45       | 4.15     | 4.39     | 1.57     | 1.63     | 6.57      | 6.81      | ns    |
|                | -1          | 0.53       | 4.09     | 0.04      | 1.12     | 0.38       | 3.53     | 3.74     | 1.57     | 1.63     | 5.59      | 5.79      | ns    |
| 8 mA           | STD         | 0.63       | 4.25     | 0.05      | 1.32     | 0.45       | 4.15     | 4.39     | 1.57     | 1.63     | 6.57      | 6.81      | ns    |
|                | -1          | 0.53       | 3.61     | 0.04      | 1.12     | 0.38       | 3.53     | 3.74     | 1.57     | 1.63     | 5.59      | 5.79      | ns    |

**Notes:**

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

## Timing Characteristics

**Table 2-68 • 1.5 V LVCMOS High Slew**

Automotive-Case Conditions:  $T_J = 135^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$   
Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | STD         | 0.64       | 9.35     | 0.05      | 1.61     | 0.46       | 7.63     | 9.35     | 1.87     | 1.50     | 10.13     | 11.851    | ns    |
|                | -1          | 0.55       | 7.95     | 0.04      | 1.37     | 0.39       | 6.49     | 7.95     | 1.87     | 1.50     | 8.62      | 10.081    | ns    |
| 4 mA           | STD         | 0.64       | 5.94     | 0.05      | 1.61     | 0.46       | 5.42     | 5.94     | 2.07     | 1.84     | 7.92      | 8.442     | ns    |
|                | -1          | 0.55       | 5.05     | 0.04      | 1.37     | 0.39       | 4.61     | 5.05     | 2.07     | 1.85     | 6.74      | 7.181     | ns    |
| 6 mA           | STD         | 0.64       | 5.22     | 0.05      | 1.61     | 0.46       | 5.09     | 5.22     | 2.11     | 1.93     | 7.59      | 7.718     | ns    |
|                | -1          | 0.55       | 4.44     | 0.04      | 1.37     | 0.39       | 4.33     | 4.44     | 2.11     | 1.93     | 6.45      | 6.566     | ns    |
| 8 mA           | STD         | 0.64       | 4.56     | 0.05      | 1.61     | 0.46       | 2.25     | 1.98     | 4.41     | 4.70     | 3.46      | 3.211     | ns    |
|                | -1          | 0.55       | 3.88     | 0.04      | 1.37     | 0.39       | 2.25     | 1.98     | 3.75     | 4.00     | 3.46      | 3.213     | ns    |
| 12 mA          | STD         | 0.64       | 4.56     | 0.05      | 1.61     | 0.46       | 2.25     | 1.98     | 4.41     | 4.70     | 3.46      | 3.211     | ns    |
|                | -1          | 0.55       | 3.88     | 0.04      | 1.37     | 0.39       | 2.25     | 1.98     | 3.75     | 4.00     | 3.46      | 3.213     | ns    |

### Notes:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

**Table 2-69 • 1.5 V LVCMOS Low Slew**

Automotive-Case Conditions:  $T_J = 135^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$   
Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | STD         | 0.64       | 14.29    | 0.05      | 1.45     | 0.46       | 14.32    | 14.29    | 1.88     | 1.43     | 16.82     | 16.794    | ns    |
|                | -1          | 0.55       | 12.16    | 0.04      | 1.23     | 0.39       | 12.18    | 12.16    | 1.88     | 1.43     | 14.31     | 14.286    | ns    |
| 4 mA           | STD         | 0.64       | 11.19    | 0.05      | 1.45     | 0.46       | 11.40    | 10.67    | 2.07     | 1.77     | 13.90     | 13.175    | ns    |
|                | -1          | 0.55       | 9.52     | 0.04      | 1.23     | 0.39       | 9.70     | 9.08     | 2.07     | 1.77     | 11.82     | 11.207    | ns    |
| 6 mA           | STD         | 0.64       | 10.44    | 0.05      | 1.45     | 0.46       | 10.63    | 9.94     | 2.12     | 1.86     | 13.13     | 12.442    | ns    |
|                | -1          | 0.55       | 8.88     | 0.04      | 1.23     | 0.39       | 9.04     | 8.46     | 2.12     | 1.86     | 11.17     | 10.584    | ns    |
| 8 mA           | STD         | 0.64       | 9.96     | 0.05      | 1.45     | 0.46       | 10.15    | 9.94     | 2.18     | 2.19     | 12.65     | 12.445    | ns    |
|                | -1          | 0.55       | 8.47     | 0.04      | 1.23     | 0.39       | 8.63     | 8.46     | 2.19     | 2.20     | 10.76     | 10.586    | ns    |
| 12 mA          | STD         | 0.64       | 9.96     | 0.05      | 1.45     | 0.46       | 10.15    | 9.94     | 2.18     | 2.19     | 12.65     | 12.445    | ns    |
|                | -1          | 0.55       | 8.47     | 0.04      | 1.23     | 0.39       | 8.63     | 8.46     | 2.19     | 2.20     | 10.76     | 10.586    | ns    |


**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

**Table 2-93 • Input Data Register Propagation Delays**  
Automotive-Case Conditions:  $T_J = 115^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter    | Description                                                         | –1   | Std. | Units |
|--------------|---------------------------------------------------------------------|------|------|-------|
| $t_{CLKQ}$   | Clock-to-Q of the Input Data Register                               | 0.29 | 0.34 | ns    |
| $t_{ISUD}$   | Data Setup Time for the Input Data Register                         | 0.31 | 0.37 | ns    |
| $t_{IHD}$    | Data Hold Time for the Input Data Register                          | 0.00 | 0.00 | ns    |
| $t_{ISUE}$   | Enable Setup Time for the Input Data Register                       | 0.44 | 0.52 | ns    |
| $t_{IHE}$    | Enable Hold Time for the Input Data Register                        | 0.00 | 0.00 | ns    |
| $t_{CLR2Q}$  | Asynchronous Clear-to-Q of the Input Data Register                  | 0.54 | 0.64 | ns    |
| $t_{PRE2Q}$  | Asynchronous Preset-to-Q of the Input Data Register                 | 0.54 | 0.64 | ns    |
| $t_{REMCLR}$ | Asynchronous Clear Removal Time for the Input Data Register         | 0.00 | 0.00 | ns    |
| $t_{RECCLR}$ | Asynchronous Clear Recovery Time for the Input Data Register        | 0.27 | 0.31 | ns    |
| $t_{REMPRE}$ | Asynchronous Preset Removal Time for the Input Data Register        | 0.00 | 0.00 | ns    |
| $t_{RECPRE}$ | Asynchronous Preset Recovery Time for the Input Data Register       | 0.27 | 0.31 | ns    |
| $t_{WCLR}$   | Asynchronous Clear Minimum Pulse Width for the Input Data Register  | 0.25 | 0.30 | ns    |
| $t_{WPRE}$   | Asynchronous Preset Minimum Pulse Width for the Input Data Register | 0.25 | 0.30 | ns    |
| $t_{CKMPWH}$ | Clock Minimum Pulse Width High for the Input Data Register          | 0.41 | 0.48 | ns    |
| $t_{CKMPWL}$ | Clock Minimum Pulse Width Low for the Input Data Register           | 0.37 | 0.43 | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

## Output Register




**Figure 2-18 • Output Register Timing Diagram**

### Timing Characteristics

**Table 2-94 • Output Data Register Propagation Delays**  
Automotive-Case Conditions:  $T_J = 135^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter     | Description                                                          | -1   | Std. | Units |
|---------------|----------------------------------------------------------------------|------|------|-------|
| $t_{OCLKQ}$   | Clock-to-Q of the Output Data Register                               | 0.72 | 0.84 | ns    |
| $t_{OSUD}$    | Data Setup Time for the Output Data Register                         | 0.38 | 0.45 | ns    |
| $t_{OHD}$     | Data Hold Time for the Output Data Register                          | 0.00 | 0.00 | ns    |
| $t_{OSUE}$    | Enable Setup Time for the Output Data Register                       | 0.53 | 0.63 | ns    |
| $t_{OHE}$     | Enable Hold Time for the Output Data Register                        | 0.00 | 0.00 | ns    |
| $t_{OCLR2Q}$  | Asynchronous Clear-to-Q of the Output Data Register                  | 0.98 | 1.15 | ns    |
| $t_{OPRE2Q}$  | Asynchronous Preset-to-Q of the Output Data Register                 | 0.98 | 1.15 | ns    |
| $t_{OEMCLR}$  | Asynchronous Clear Removal Time for the Output Data Register         | 0.00 | 0.00 | ns    |
| $t_{ORECCLR}$ | Asynchronous Clear Recovery Time for the Output Data Register        | 0.27 | 0.32 | ns    |
| $t_{OREMPRE}$ | Asynchronous Preset Removal Time for the Output Data Register        | 0.00 | 0.00 | ns    |
| $t_{ORECPRE}$ | Asynchronous Preset Recovery Time for the Output Data Register       | 0.27 | 0.32 | ns    |
| $t_{OWCLR}$   | Asynchronous Clear Minimum Pulse Width for the Output Data Register  | 0.25 | 0.30 | ns    |
| $t_{OWPRE}$   | Asynchronous Preset Minimum Pulse Width for the Output Data Register | 0.25 | 0.30 | ns    |
| $t_{OCKMPWH}$ | Clock Minimum Pulse Width High for the Output Data Register          | 0.41 | 0.48 | ns    |
| $t_{OCKMPWL}$ | Clock Minimum Pulse Width Low for the Output Data Register           | 0.37 | 0.43 | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.



**Figure 2-21 • Input DDR Timing Diagram**

### Timing Characteristics

**Table 2-99 • Input DDR Propagation Delays**

Automotive-Case Conditions:  $T_J = 135^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter        | Description                                          | -1   | Std. | Units |
|------------------|------------------------------------------------------|------|------|-------|
| $t_{DDRICKQ1}$   | Clock-to-Out Out_QR for Input DDR                    | 0.33 | 0.39 | ns    |
| $t_{DDRICKQ2}$   | Clock-to-Out Out_QF for Input DDR                    | 0.47 | 0.56 | ns    |
| $t_{DDRISUD}$    | Data Setup for Input DDR                             | 0.34 | 0.40 | ns    |
| $t_{DDRIHD}$     | Data Hold for Input DDR                              | 0.00 | 0.00 | ns    |
| $t_{DDRIR2Q1}$   | Asynchronous Clear-to-Out Out_QR for Input DDR       | 0.56 | 0.66 | ns    |
| $t_{DDRIR2Q2}$   | Asynchronous Clear-to-Out Out_QF for Input DDR       | 0.69 | 0.82 | ns    |
| $t_{DDRIREMCLR}$ | Asynchronous Clear Removal Time for Input DDR        | 0.00 | 0.00 | ns    |
| $t_{DDRIRECCLR}$ | Asynchronous Clear Recovery Time for Input DDR       | 0.27 | 0.32 | ns    |
| $t_{DDRHWCLR}$   | Asynchronous Clear Minimum Pulse Width for Input DDR | 0.25 | 0.30 | ns    |
| $t_{DDRICKMPWH}$ | Clock Minimum Pulse Width High for Input DDR         | 0.41 | 0.48 | ns    |
| $t_{DDRICKMPWL}$ | Clock Minimum Pulse Width Low for Input DDR          | 0.37 | 0.43 | ns    |
| $F_{DDRIMAX}$    | Maximum Frequency for Input DDR                      | 309  | 263  | MHz   |

*Note:* For specific junction temperature and voltage supply levels, refer to Table 2-5 on page 2-5 for derating values.

**Table 2-110 • A3P125 Global Resource**
**Commercial-Case Conditions:  $T_J = 135^{\circ}\text{C}$ ,  $V_{CC} = 1.425\text{ V}$** 

| Parameter     | Description                               | –1                |                   | Std.              |                   | Units |
|---------------|-------------------------------------------|-------------------|-------------------|-------------------|-------------------|-------|
|               |                                           | Min. <sup>1</sup> | Max. <sup>2</sup> | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{RCKL}$    | Input Low Delay for Global Clock          | 0.93              | 1.22              | 1.09              | 1.43              | ns    |
| $t_{RCKH}$    | Input High Delay for Global Clock         | 0.92              | 1.26              | 1.08              | 1.49              | ns    |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 0.80              |                   | 0.94              |                   | ns    |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock  | 0.98              |                   | 1.15              |                   | ns    |
| $t_{RCKSW}$   | Maximum Skew for Global Clock             |                   | 0.35              |                   | 0.41              | ns    |

**Notes:**

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

**Table 2-111 • A3P125 Global Resource**
**Commercial-Case Conditions:  $T_J = 115^{\circ}\text{C}$ ,  $V_{CC} = 1.425\text{ V}$** 

| Parameter     | Description                               | –1                |                   | Std.              |                   | Units |
|---------------|-------------------------------------------|-------------------|-------------------|-------------------|-------------------|-------|
|               |                                           | Min. <sup>1</sup> | Max. <sup>2</sup> | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{RCKL}$    | Input Low Delay for Global Clock          | 0.90              | 1.19              | 1.06              | 1.40              | ns    |
| $t_{RCKH}$    | Input High Delay for Global Clock         | 0.90              | 1.23              | 1.05              | 1.45              | ns    |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 0.80              |                   | 0.94              |                   | ns    |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock  | 0.98              |                   | 1.15              |                   | ns    |
| $t_{RCKSW}$   | Maximum Skew for Global Clock             |                   | 0.34              |                   | 0.40              | ns    |

**Notes:**

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

**Table 2-114 • A3P1000 Global Resource**
**Automotive-Case Conditions:  $T_J = 135^{\circ}\text{C}$ ,  $V_{CC} = 1.425\text{ V}$** 

| Parameter     | Description                               | –1                |                   | Std.              |                   | Units |
|---------------|-------------------------------------------|-------------------|-------------------|-------------------|-------------------|-------|
|               |                                           | Min. <sup>1</sup> | Max. <sup>2</sup> | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{RCKL}$    | Input Low Delay for Global Clock          | 1.17              | 1.46              | 1.37              | 1.72              | ns    |
| $t_{RCKH}$    | Input High Delay for Global Clock         | 1.15              | 1.50              | 1.36              | 1.76              | ns    |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 0.80              |                   | 0.94              |                   | ns    |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock  | 0.98              |                   | 1.15              |                   | ns    |
| $t_{RCKSW}$   | Maximum Skew for Global Clock             |                   | 0.35              |                   | 0.41              | ns    |

**Notes:**

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.


**Table 2-115 • A3P1000 Global Resource**
**Automotive-Case Conditions:  $T_J = 115^{\circ}\text{C}$ ,  $V_{CC} = 1.425\text{ V}$** 

| Parameter     | Description                               | –1                |                   | Std.              |                   | Units |
|---------------|-------------------------------------------|-------------------|-------------------|-------------------|-------------------|-------|
|               |                                           | Min. <sup>1</sup> | Max. <sup>2</sup> | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{RCKL}$    | Input Low Delay for Global Clock          | 1.14              | 1.43              | 1.34              | 1.68              | ns    |
| $t_{RCKH}$    | Input High Delay for Global Clock         | 1.13              | 1.46              | 1.32              | 1.72              | ns    |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 0.80              |                   | 0.94              |                   | ns    |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock  | 0.98              |                   | 1.15              |                   | ns    |
| $t_{RCKSW}$   | Maximum Skew for Global Clock             |                   | 0.34              |                   | 0.40              | ns    |


**Notes:**

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to [Table 2-5 on page 2-5](#) for derating values.

## Timing Waveforms



**Figure 2-31 • RAM Read for Pass-Through Output. Applicable to Both RAM4K9 and RAM512x18.**



**Figure 2-32 • RAM Read for Pipelined Output. Applicable to Both RAM4K9 and RAM512x18.**

| VQ100      |                 | VQ100      |                 | VQ100      |                 |
|------------|-----------------|------------|-----------------|------------|-----------------|
| Pin Number | A3P250 Function | Pin Number | A3P250 Function | Pin Number | A3P250 Function |
| 1          | GND             | 35         | IO85RSB2        | 69         | IO43NDB1        |
| 2          | GAA2/IO118UDB3  | 36         | IO84RSB2        | 70         | GBC2/IO43PDB1   |
| 3          | IO118VDB3       | 37         | VCC             | 71         | GBB2/IO42PSB1   |
| 4          | GAB2/IO117UDB3  | 38         | GND             | 72         | IO41NDB1        |
| 5          | IO117VDB3       | 39         | VCCIB2          | 73         | GBA2/IO41PDB1   |
| 6          | GAC2/IO116UDB3  | 40         | IO77RSB2        | 74         | VMV1            |
| 7          | IO116VDB3       | 41         | IO74RSB2        | 75         | GNDQ            |
| 8          | IO112PSB3       | 42         | IO71RSB2        | 76         | GBA1/IO40RSB0   |
| 9          | GND             | 43         | GDC2/IO63RSB2   | 77         | GBA0/IO39RSB0   |
| 10         | GFB1/IO109PDB3  | 44         | GDB2/IO62RSB2   | 78         | GBB1/IO38RSB0   |
| 11         | GFB0/IO109NDB3  | 45         | GDA2/IO61RSB2   | 79         | GBB0/IO37RSB0   |
| 12         | VCOMPLF         | 46         | GNDQ            | 80         | GBC1/IO36RSB0   |
| 13         | GFA0/IO108NPB3  | 47         | TCK             | 81         | GBC0/IO35RSB0   |
| 14         | VCCPLF          | 48         | TDI             | 82         | IO29RSB0        |
| 15         | GFA1/IO108PPB3  | 49         | TMS             | 83         | IO27RSB0        |
| 16         | GFA2/IO107PSB3  | 50         | VMV2            | 84         | IO25RSB0        |
| 17         | VCC             | 51         | GND             | 85         | IO23RSB0        |
| 18         | VCCIB3          | 52         | VPUMP           | 86         | IO21RSB0        |
| 19         | GFC2/IO105PSB3  | 53         | NC              | 87         | VCCIB0          |
| 20         | GEC1/IO100PDB3  | 54         | TDO             | 88         | GND             |
| 21         | GEC0/IO100NDB3  | 55         | TRST            | 89         | VCC             |
| 22         | GEA1/IO98PDB3   | 56         | VJTAG           | 90         | IO15RSB0        |
| 23         | GEA0/IO98NDB3   | 57         | GDA1/IO60USB1   | 91         | IO13RSB0        |
| 24         | VMV3            | 58         | GDC0/IO58VDB1   | 92         | IO11RSB0        |
| 25         | GNDQ            | 59         | GDC1/IO58UDB1   | 93         | GAC1/IO05RSB0   |
| 26         | GEA2/IO97RSB2   | 60         | IO52NDB1        | 94         | GAC0/IO04RSB0   |
| 27         | GEB2/IO96RSB2   | 61         | GCB2/IO52PDB1   | 95         | GAB1/IO03RSB0   |
| 28         | GEC2/IO95RSB2   | 62         | GCA1/IO50PDB1   | 96         | GAB0/IO02RSB0   |
| 29         | IO93RSB2        | 63         | GCA0/IO50NDB1   | 97         | GAA1/IO01RSB0   |
| 30         | IO92RSB2        | 64         | GCC0/IO48NDB1   | 98         | GAA0/IO00RSB0   |
| 31         | IO91RSB2        | 65         | GCC1/IO48PDB1   | 99         | GNDQ            |
| 32         | IO90RSB2        | 66         | VCCIB1          | 100        | VMV0            |
| 33         | IO88RSB2        | 67         | GND             |            |                 |
| 34         | IO86RSB2        | 68         | VCC             |            |                 |

| FG144      |                 | FG144      |                 | FG144      |                 |
|------------|-----------------|------------|-----------------|------------|-----------------|
| Pin Number | A3P060 Function | Pin Number | A3P060 Function | Pin Number | A3P060 Function |
| A1         | GNDQ            | D1         | IO91RSB1        | G1         | GFA1/IO84RSB1   |
| A2         | VMV0            | D2         | IO92RSB1        | G2         | GND             |
| A3         | GAB0/IO04RSB0   | D3         | IO93RSB1        | G3         | VCCPLF          |
| A4         | GAB1/IO05RSB0   | D4         | GAA2/IO51RSB1   | G4         | GFA0/IO85RSB1   |
| A5         | IO08RSB0        | D5         | GAC0/IO06RSB0   | G5         | GND             |
| A6         | GND             | D6         | GAC1/IO07RSB0   | G6         | GND             |
| A7         | IO11RSB0        | D7         | GBC0/IO19RSB0   | G7         | GND             |
| A8         | VCC             | D8         | GBC1/IO20RSB0   | G8         | GDC1/IO45RSB0   |
| A9         | IO16RSB0        | D9         | GBB2/IO27RSB0   | G9         | IO32RSB0        |
| A10        | GBA0/IO23RSB0   | D10        | IO18RSB0        | G10        | GCC2/IO43RSB0   |
| A11        | GBA1/IO24RSB0   | D11        | IO28RSB0        | G11        | IO31RSB0        |
| A12        | GNDQ            | D12        | GCB1/IO37RSB0   | G12        | GCB2/IO42RSB0   |
| B1         | GAB2/IO53RSB1   | E1         | VCC             | H1         | VCC             |
| B2         | GND             | E2         | GFC0/IO88RSB1   | H2         | GFB2/IO82RSB1   |
| B3         | GAA0/IO02RSB0   | E3         | GFC1/IO89RSB1   | H3         | GFC2/IO81RSB1   |
| B4         | GAA1/IO03RSB0   | E4         | VCCIB1          | H4         | GEC1/IO77RSB1   |
| B5         | IO00RSB0        | E5         | IO52RSB1        | H5         | VCC             |
| B6         | IO10RSB0        | E6         | VCCIB0          | H6         | IO34RSB0        |
| B7         | IO12RSB0        | E7         | VCCIB0          | H7         | IO44RSB0        |
| B8         | IO14RSB0        | E8         | GCC1/IO35RSB0   | H8         | GDB2/IO55RSB1   |
| B9         | GBB0/IO21RSB0   | E9         | VCCIB0          | H9         | GDC0/IO46RSB0   |
| B10        | GBB1/IO22RSB0   | E10        | VCC             | H10        | VCCIB0          |
| B11        | GND             | E11        | GCA0/IO40RSB0   | H11        | IO33RSB0        |
| B12        | VMV0            | E12        | IO30RSB0        | H12        | VCC             |
| C1         | IO95RSB1        | F1         | GFB0/IO86RSB1   | J1         | GEB1/IO75RSB1   |
| C2         | GFA2/IO83RSB1   | F2         | VCOMPLF         | J2         | IO78RSB1        |
| C3         | GAC2/IO94RSB1   | F3         | GFB1/IO87RSB1   | J3         | VCCIB1          |
| C4         | VCC             | F4         | IO90RSB1        | J4         | GEC0/IO76RSB1   |
| C5         | IO01RSB0        | F5         | GND             | J5         | IO79RSB1        |
| C6         | IO09RSB0        | F6         | GND             | J6         | IO80RSB1        |
| C7         | IO13RSB0        | F7         | GND             | J7         | VCC             |
| C8         | IO15RSB0        | F8         | GCC0/IO36RSB0   | J8         | TCK             |
| C9         | IO17RSB0        | F9         | GCB0/IO38RSB0   | J9         | GDA2/IO54RSB1   |
| C10        | GBA2/IO25RSB0   | F10        | GND             | J10        | TDO             |
| C11        | IO26RSB0        | F11        | GCA1/IO39RSB0   | J11        | GDA1/IO49RSB0   |
| C12        | GBC2/IO29RSB0   | F12        | GCA2/IO41RSB0   | J12        | GDB1/IO47RSB0   |

| FG144      |                 |
|------------|-----------------|
| Pin Number | A3P250 Function |
| K1         | GEB0/IO99NDB3   |
| K2         | GEA1/IO98PDB3   |
| K3         | GEA0/IO98NDB3   |
| K4         | GEA2/IO97RSB2   |
| K5         | IO90RSB2        |
| K6         | IO84RSB2        |
| K7         | GND             |
| K8         | IO66RSB2        |
| K9         | GDC2/IO63RSB2   |
| K10        | GND             |
| K11        | GDA0/IO60VDB1   |
| K12        | GDB0/IO59VDB1   |
| L1         | GND             |
| L2         | VMV3            |
| L3         | GEB2/IO96RSB2   |
| L4         | IO91RSB2        |
| L5         | VCCIB2          |
| L6         | IO82RSB2        |
| L7         | IO80RSB2        |
| L8         | IO72RSB2        |
| L9         | TMS             |
| L10        | VJTAG           |
| L11        | VMV2            |
| L12        | TRST            |
| M1         | GNDQ            |
| M2         | GEC2/IO95RSB2   |
| M3         | IO92RSB2        |
| M4         | IO89RSB2        |
| M5         | IO87RSB2        |
| M6         | IO85RSB2        |
| M7         | IO78RSB2        |
| M8         | IO76RSB2        |
| M9         | TDI             |
| M10        | VCCIB2          |
| M11        | VPUMP           |
| M12        | GNDQ            |



## Datasheet Categories

### **Categories**

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "[Automotive ProASIC3 Device Status](#)" table on page II, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

#### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### **Advance**

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

#### **Preliminary**

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

#### **Production**

This version contains information that is considered to be final.

### **Export Administration Regulations (EAR)**

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

## Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at [http://www.microsemi.com/soc/documents/ORT\\_Report.pdf](http://www.microsemi.com/soc/documents/ORT_Report.pdf). Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.