



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	1484
Number of Logic Elements/Cells	5936
Total RAM Bits	184320
Number of I/O	17
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	36-UFBGA, WLCSP
Supplier Device Package	36-WLCSP (2.54x2.59)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lif-md6000-6uwg36itr1k

6.	Pinout Information	40
6.1.	WLCSP36 Pinout	40
6.2.	ucfBGA64 Pinout	41
6.3.	ctfBGA80 Pinout	43
6.4.	csfBGA81 Pinout	45
6.5.	Dual Function Pin Descriptions	47
6.6.	Dedicated Function Pin Descriptions	47
6.7.	Pin Information Summary	48
7.	CrossLink Part Number Description	49
7.1.	Ordering Part Numbers	49
	References	50
	Technical Support	50
	Revision History	50

Figures

Figure 2.1.	2:1 MIPI CSI-2 Image Sensor Aggregator Bridge	7
Figure 2.2.	1:2 MIPI DSI Display Interface Bridge	8
Figure 2.3.	FPD-Link/OpenLDI LVDS to MIPI DSI Display Interface Bridge	9
Figure 2.4.	MIPI DSI to FPD-Link/OpenLDI LVDS Display Interface Bridge	10
Figure 2.5.	CMOS to MIPI DSI Display Interface Bridge	11
Figure 2.6.	CMOS to MIPI CSI-2 Image Sensor Interface Bridge	12
Figure 2.7.	MIPI DSI to CMOS Display Interface Bridge	13
Figure 2.8.	MIPI CSI-2 to CMOS Image Sensor Interface Bridge	14
Figure 2.9.	SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge	15
Figure 4.1.	CrossLink Device Block Diagram	17
Figure 4.2.	CrossLink Device Simplified Block Diagram (Top Level)	19
Figure 4.3.	CrossLink MIPI D-PHY Block	21
Figure 4.4.	CrossLink PMU State Machine	22
Figure 5.1.	Receiver RX.CLK.Centered Waveforms	33
Figure 5.2.	Receiver RX.CLK.Aligned Input Waveforms	33
Figure 5.3.	Transmit TX.CLK.Centered Output Waveforms	34
Figure 5.4.	Transmit TX.CLK.Aligned Waveforms	34
Figure 5.5.	DDR71, DDR141 Video Timing Waveforms	35
Figure 5.6.	Output Test Load, LVTTTL and LVCMOS Standards	39

Tables

Table 2.1. 2:1 MIPI CSI-2 Image Sensor Aggregator Bridge Overview	7
Table 2.2. 1:2 MIPI DSI Display Interface Bridge Overview	8
Table 2.3. FPD-Link/OpenLDI LVDS to MIPI Display Interface Bridge Overview	9
Table 2.4. MIPI DSI to FPD-Link/OpenLDI LVDS Display Interface Bridge Overview	10
Table 2.5. CMOS to MIPI DSI Display Interface Bridge Overview	11
Table 2.6. CMOS to MIPI CSI-2 Image Sensor Interface Bridge Overview	12
Table 2.7. MIPI DSI to CMOS Display Interface Bridge Overview	13
Table 2.8. MIPI CSI-2 to CMOS Image Sensor Interface Bridge Overview	14
Table 2.9. SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge Overview	15
Table 3.1. CrossLink Feature Summary	16
Table 5.1. Absolute Maximum Ratings ^{1, 2, 3}	23
Table 5.2. Recommended Operating Conditions ^{1, 2}	23
Table 5.3. Preliminary Power Supply Ramp Rates ¹	24
Table 5.4. Preliminary Power-On-Reset Voltage Levels ^{1, 3, 4}	24
Table 5.5. Preliminary DC Electrical Characteristics	25
Table 5.6. Preliminary CrossLink Supply Current	26
Table 5.7. Preliminary PMU Timing ¹	27
Table 5.8. sysI/O Recommended Operating Conditions ¹	27
Table 5.9. Preliminary sysI/O Single-Ended DC Electrical Characteristics	27
Table 5.10. LVDS/subLVDS ^{1, 2} /SLVS ^{1, 2}	28
Table 5.11. Preliminary MIPI D-PHY	29
Table 5.12. Preliminary CrossLink Maximum I/O Buffer Speed	30
Table 5.13. Preliminary CrossLink External Switching Characteristics ^{4, 5}	31
Table 5.14. Preliminary sysCLOCK PLL Timing	36
Table 5.15. 1500 Mb/s MIPI_DPHY_X8_RX/TX Timing Table (1500 Mb/s > MIPI D-PHY Data Rate > 1200 Mb/s) ¹	37
Table 5.16. 1200 Mb/s MIPI_DPHY_X4_RX/TX Timing Table (1200 Mb/s > MIPI D-PHY Data Rate > 1000 Mb/s)	37
Table 5.17. 1000 Mb/s MIPI_DPHY_X4_RX/TX Timing Table (1000 Mb/s > MIPI D-PHY Data Rate > 10 Mb/s)	37
Table 5.18. Preliminary Internal Oscillators	37
Table 5.19. Preliminary User I ² C ¹	37
Table 5.20. CrossLink sysCONFIG Port Timing Specifications	38
Table 5.21. Preliminary SRAM Configuration Time from NVCM	38
Table 5.22. Test Fixture Required Components, Non-Terminated Interfaces	39

1. General Description

CrossLink™ from Lattice Semiconductor is a programmable video bridging device that supports a variety of protocols and interfaces for mobile image sensors and displays. The device is based on Lattice mobile FPGA technology. It combines the extreme flexibility of an FPGA with the low power, low cost and small footprint of an ASIC.

CrossLink supports video interfaces including MIPI® DPI, MIPI DBI, CMOS camera and display interfaces, OpenLDI, FPD-Link, FLATLINK, MIPI D-PHY, MIPI CSI-2, MIPI DSI, SLVS200, SubLVDS, HiSPi and more.

Lattice Semiconductor provides many pre-engineered IP (Intellectual Property) modules for CrossLink. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

The Lattice Diamond® design software allows large complex designs to be efficiently implemented using CrossLink. Synthesis library support for CrossLink devices is available for popular logic synthesis tools. The Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the CrossLink device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.

Interfaces on CrossLink provide a variety of bridging solutions for smart phone, tablets, wearables, VR, AR, Drone, Smart Home, HMI as well as adjacent ISM markets. The device is capable of supporting high-resolution, high-bandwidth content for mobile cameras and displays at 4k UHD and beyond.

1.1. Features

- Ultra-low power
 - Sleep Mode Support
 - Normal Operation – From 5 mW to 150 mW
- Ultra small footprint packages
 - 36-ball WLCSP (6 mm²)
 - 64-ball ucfBGA (12 mm²)
 - 80-ball ctfBGA (40 mm²)
 - 81-ball csfBGA (20 mm²)
- Programmable architecture
 - 5936 LUTs
 - 180 kb block RAM
 - 47 kb distributed RAM
- Two hardened 4-lane MIPI D-PHY interfaces
 - Transmit and receive
 - 6 Gb/s per D-PHY interface
- Programmable source synchronous I/O
 - MIPI D-PHY Rx, LVDS Rx, LVDS Tx, SubLVDS Rx, SLVS200 Rx, HiSPi Rx
 - 1200 Mb/s per I/O
 - Four high-speed clock inputs
- Programmable CMOS I/O
 - LVTTTL and LVCMOS
 - 3.3 V, 2.5 V, 1.8 V and 1.2 V (outputs)
 - LVDS, LVCMOS differential I/Os
- Flexible device configuration
 - One Time Programmable (OTP) non-volatile configuration memory
 - Master SPI boot from external flash
 - Dual image booting supported
 - I²C programming
 - SPI programming
 - TransFR™ I/O for simple field updates
- Enhanced system level support
 - Reveal logic analyzer
 - TraceID for system tracking
 - On-chip hardened I²C block
- Applications examples
 - 2:1 MIPI CSI-2 Image Sensor Aggregator Bridge
 - 1:2 MIPI DSI Display Interface Bridge
 - MIPI DSI to/from FPD-Link/OpenLDI LVDS Display Interface Bridge
 - MIPI DSI to/from CMOS Display Interface Bridge
 - MIPI CSI-2 to/from CMOS Image Sensor Interface Bridge
 - SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge

2. Application Examples

2.1. 2:1 MIPI CSI-2 Image Sensor Aggregator Bridge

Figure 2.1 shows the block diagram for the 2:1 MIPI CSI-2 image sensor aggregator bridge. This solution merges image outputs from multiple sensors into a single CSI-2 output to an application processor.

Table 2.1 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting any input encoding, variable number of lanes, and data rates up to 1.2 Gb/s per lane input or 1.5 Gb/s per lane output. Up to 8 image sensor inputs can be aggregated, depending on data rate and number of lanes. For details, refer to FPGA-IPUG-02002, [2:1 MIPI CSI-2 Bridge Soft IP User Guide](#).




Figure 2.1. 2:1 MIPI CSI-2 Image Sensor Aggregator Bridge

Table 2.1. 2:1 MIPI CSI-2 Image Sensor Aggregator Bridge Overview

Application Example Details	
Input Type	2 x 1080p60, 12-bit RAW 2 x 4-Lane MIPI D-PHY @ ~445 Mb/s per lane
Programmable Fabric Operation(s)	Merge Image Sensor Outputs with no Frame drop Mux/Merge in flexible combinations
Output Type	1 x 1080p60, 12-bit RAW 1 x 4-Lane MIPI D-PHY @ ~445 Mb/s per lane
Additional System Functions	Support for I ² C Bridge/Mux for Camera Configuration GPIO for image sensor sync and reset/power control
Preliminary Example Device Resource Usage*	
Typical Power Consumption	~55 mW
Device I/O Used	20 Programmable I/O; 1 x Hard D-PHY Quads
Fabric Resources Used	~85% of LUT4; ~100% of EBR

***Note:** For reference only – exact usage and power consumption depends on specific application parameters. Additional system functions are not included in resource usage. The typical power consumption estimate is based on nominal supply voltages at $T_j = 25\text{ }^{\circ}\text{C}$.

2.4. MIPI DSI to FPD-Link/OpenLDI LVDS Display Interface Bridge

Figure 2.4 shows the block diagram for the MIPI DSI to FPD-Link/OpenLDI LVDS Display Interface Bridge. This solution bridges the MIPI DSI output from the application processor to a single or dual channel FPD-Link/OpenLDI LVDS display input.

Table 2.4 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting both RGB666 and RGB888, variable number of LVDS data lanes, and data rates up to 1.2 Gb/s per lane input or 1.5 Gb/s per lane output. For details, refer to FPGA-IPUG-02003, [MIPI DSI to OpenLDI/FPD-Link/LVDS Interface Bridge Soft IP User Guide](#).




Figure 2.4. MIPI DSI to FPD-Link/OpenLDI LVDS Display Interface Bridge

Table 2.4. MIPI DSI to FPD-Link/OpenLDI LVDS Display Interface Bridge Overview

Application Example Details	
Input Type	1080p60, 24-bit RGB 4-Lane MIPI D-PHY @ ~900 Mb/s per lane
Programmable Fabric Operation(s)	Bridge
Output Type	1080p60, 24-bit RGB 2 Channels (2 x 4 Data Lanes and 2 x 1 Clock Lane) @ 74.25MHz FPD-Link Clock
Additional System Functions	Display Configuration Power and Reset Sequencing of Display Backlight PWM Control
Preliminary Example Device Resource Usage*	
Typical Power Consumption	TBD mW
Device I/O Used	20 Programmable I/O; 1 x Hard D-PHY Quads
Fabric Resources Used	~30% of LUT4; ~30% of EBR

***Note:** For reference only – exact usage and power consumption depends on specific application parameters. Additional system functions are not included in resource usage. The typical power consumption estimate is based on nominal supply voltages at $T_j = 25^\circ\text{C}$.

2.5. CMOS to MIPI DSI Display Interface Bridge

Figure 2.5 shows the block diagram for the CMOS to MIPI DSI display interface bridge. This solution bridges the CMOS parallel output from the application processor to a DSI display input.

Table 2.5 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting a wide range of video formats, and data rates up to 150 MHz at the CMOS input side or 1.5 Gb/s per lane output. For details, refer to FPGA-IPUG-02007, [CMOS to MIPI D-PHY Interface Bridge Soft IP User Guide](#).




Figure 2.5. CMOS to MIPI DSI Display Interface Bridge

Table 2.5. CMOS to MIPI DSI Display Interface Bridge Overview

Application Example Details	
Input Type	1080p60, 24-bit RGB CMOS Parallel @ 148.5 MHz
Programmable Fabric Operation(s)	Interface Bridge
Output Type	1080p60, 24-bit RGB 4-Lane MIPI D-PHY @ ~900 Mb/s per lane
Additional System Functions	Display Configuration (DCS) Power and Reset Sequencing of Display Backlight PWM Control
Preliminary Example Device Resource Usage*	
Typical Power Consumption	~80 mW
Device I/O Used	28 Programmable I/O; 1 x Hard D-PHY Quads
Fabric Resources Used	~40% of LUT4; ~20% of EBR

***Note:** For reference only – exact usage and power consumption depends on specific application parameters. Additional system functions are not included in resource usage. The typical power consumption estimate is based on nominal supply voltages at $T_j = 25^\circ\text{C}$.

2.6. CMOS to MIPI CSI-2 Image Sensor Interface Bridge

Figure 2.6 shows the block diagram for the CMOS to MIPI CSI-2 Image Sensor Interface Bridge. This solution bridges the CMOS parallel output from an image sensor to a CSI-2 input of an application processor.

Table 2.6 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting a wide range of video formats, and data rates up to 150 MHz at the CMOS input side or 1.5 Gb/s per lane output. For details, refer to FPGA-IPUG-02007, [CMOS to MIPI D-PHY Interface Bridge Soft IP User Guide](#).




Figure 2.6. CMOS to MIPI CSI-2 Image Sensor Interface Bridge

Table 2.6. CMOS to MIPI CSI-2 Image Sensor Interface Bridge Overview

Application Example Details	
Input Type	1080p60, 12-bit RAW CMOS Parallel @ 74.25 MHz
Programmable Fabric Operation(s)	Interface Bridge
Output Type	1080p60, 12-bit RAW 4-Lane MIPI D-PHY @ ~450 Mb/s per lane
Additional System Functions	I ² C for Camera Configuration GPIO for image sensor reset/power control
Preliminary Example Device Resource Usage*	
Typical Power Consumption	~75 mW
Device I/O Used	16 Programmable I/O; 1 x Hard D-PHY Quads
Fabric Resources Used	~40% of LUT4; ~20% of EBR

***Note:** For reference only – exact usage and power consumption depends on specific application parameters. Additional system functions are not included in resource usage. The typical power consumption estimate is based on nominal supply voltages at T_j = 25 °C.

2.9. SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge

Figure 2.9 shows the block diagram for a SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge. This solution bridges from an image sensor SubLVDS output to CSI-2 output to an application processor.

Table 2.9 provides additional details for a specific application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting RAW10 or RAW12 pixel width, variable number of lanes, and data rates up to 1.2 Gb/s per lane input or 1.5 Gb/s per lane output. For details, refer to FPGA-IPUG-02006, [SubLVDS to MIPI CSI-2 IP Image Sensor Interface Bridge Soft IP User Guide](#).




Figure 2.9. SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge

Table 2.9. SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge Overview

Application Example Details	
Input Type	4k2k@64.7fps, RAW10 SubLVDS 10 data lane @ 600 Mb/s per lane
Programmable Fabric Operation(s)	Interface Bridge
Output Type	4k2k@64.7fps, RAW10 CSI-2 over 4-Lane MIPI D-PHY @ 1.5 Gb/s per lane
Additional System Functions	Image Frame Control GPIO for reset and power control
Preliminary Example Device Resource Usage*	
Typical Power Consumption	~130 mW
Device I/O Used	22 Programmable I/O; 1 x Hard D-PHY Quads
Fabric Resources Used	80% of LUT4; ~60% of EBR

***Note:** For reference only – exact usage and power consumption depends on specific application parameters. Additional system functions are not included in resource usage. The typical power consumption estimate is based on nominal supply voltages at $T_j = 25\text{ }^{\circ}\text{C}$.

4.3. Programmable FPGA Fabric

4.3.1. FPGA Fabric Overview

CrossLink is built around a programmable logic fabric consisting of 5936 four input lookup tables (LUT4) arranged alongside dedicated registers in Programmable Functional Units (PFU). These PFU blocks are the building blocks for logic, arithmetic, RAM and ROM functions. The PFU blocks are connected via a programmable routing network. The Lattice Diamond design software configures the PFU blocks and the programmable routing for each unique design. Interspersed between rows of PFU are rows of sysMEM™ Embedded Block RAM (EBR), with programmable I/O banks, embedded I²C and embedded MIPI D-PHY arranged on the top and bottom of the device as shown in [Figure 4.2](#).




Figure 4.2. CrossLink Device Simplified Block Diagram (Top Level)

4.3.2. Clocking Overview

The CrossLink device family provides resources to support a wide range of clocking requirements for programmable video bridging. These resources are listed below. For details, refer to FPGA-TN-02015, [CrossLink sysCLOCK PLL/DLL Design and Usage Guide](#).

- sysCLOCK PLL
 - Flexible Frequency Synthesis (See [Table 5.14](#) for input frequency range and output frequency range.)
 - Dynamically selectable Clock Input
 - Four Clock Outputs
 - Independent, dynamic enable control
 - Programmable phase adjustment
 - Standby Input
 - Lock Output
- Clock Distribution Network
 - Eight Primary Clocks
 - Dedicated Clock input pins (PCLK)
 - Source from PLL, Clock Divider, Hard D-PHY blocks or On-chip Oscillator

- Four Edge Clocks for high-speed DDR interfaces
 - 2 per Programmable I/O bank
 - Source from PCLK pins, PLL or DLL blocks
 - Programmable Clock divider per Edge Clock
 - Delay primitives for 90 degree phase shifting of clock/data (DDRDLL, DLLDEL)
- Dynamic Clock Control
 - Fabric control to disable clock nets for power savings
- Dynamic Clock Select
 - Smart clock multiplexer with two independent inputs and glitchless output support
- Two On-Chip Oscillators
 - Always-on Low Frequency (LFCLKOUT) with nominal frequency of 10 kHz
 - High-Frequency (HFCLKOUT) with nominal frequency of 48 MHz, programmable output dividers, and dynamic enable control

4.3.3. Embedded Block RAM Overview

CrossLink devices also contain sysMEM Embedded Block RAM (EBR). The EBR consists of a 9 kB RAM with memory core, dedicated input registers and output registers with separate clock and clock enable. Supported modes and other general information on the EBR are listed below. For details, refer to FPGA-TN-02017, [CrossLink Memory Usage Guide](#).

- Support for different memory configurations
 - Single Port
 - True Dual Port
 - Pseudo Dual Port
 - ROM
 - FIFO (logic wrapper added automatically by design tools)
- Flexible customization features
 - Initialization of RAM/ROM
 - Memory cascading (handled automatically by design tools)
 - Optional parity bit support
 - Byte-enable
 - Multiple block size options
 - RAM modes support optional Write Through or Read-Before-Write modes

4.4. System Resources

4.4.1. CMOS GPIO (Bank 0)

CrossLink provides dedicated CMOS GPIO on Bank 0 of the device. These GPIO do not include differential signaling support. A summary of the features associated with these GPIOs is listed below:

- Support for the following single ended standards (ratioed to VCCIO)
 - LVCMOS33
 - LVCMOS25
 - LVCMOS18
 - LVCMOS12 (Outputs)
 - LVTTTL33
- Tri-state control for output
- Input/output register blocks
- Open-drain option and programmable input hysteresis
- Internal pull-up resistors with configurable values of 3.3 k Ω , 6.8 k Ω , 10 k Ω

5.3. Preliminary Power Supply Ramp Rates

Table 5.3. Preliminary Power Supply Ramp Rates¹

Symbol	Parameter	Min	Max	Unit
t_{RAMP}	Power supply ramp rates for all power supplies except V_{CCAUX}	0.6	10	V/ms

Note:

1. Assume monotonic ramp rates.

5.4. Preliminary Power-On-Reset Voltage Levels

Table 5.4. Preliminary Power-On-Reset Voltage Levels^{1, 3, 4}

Symbol	Parameter		Min	Typ	Max	Unit
V _{PORUP}	Power-On-Reset ramp up trip point (Monitoring V _{CC} , V _{CCIO0} , and V _{CCAUX})	V _{CC}	0.62	0.68	0.93	V
		V _{CCIO0} ²	0.87	1.08	1.50	V
		V _{CCAUX}	0.90	—	1.53	V
V _{PORDN}	Power-On-Reset ramp down trip point (Monitoring V _{CC} , V _{CCIO0} , and V _{CCAUX})	V _{CC}	—	—	0.79	V
		V _{CCIO0} ²	—	—	1.50	V
		V _{CCAUX}	—	—	1.53	V

Notes:

1. These POR ramp up trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.
2. Only V_{CCIO0} (Config Bank) has a Power-On-Reset ramp up trip point. All other V_{CCIO} s do not have Power-On-Reset ramp up detection.
3. V_{CCIO} supplies should be powered-up before or together with the V_{CC} and V_{CCAUX} supplies.
4. Configuration starts after V_{CC} , V_{CCIO0} and V_{CCAUX} reach V_{PORUP} . For details, see t_{REFRESH} time in [Table 5.21](#) on page 38.

5.5. ESD Performance

Refer to the [LIFMD Product Family Qualification Summary](#) for complete qualification data, including ESD performance.

5.7. Preliminary CrossLink Supply Current

Over recommended operating conditions.

Table 5.6. Preliminary CrossLink Supply Current

Symbol	Parameter	Typ	Unit
Normal Operation¹			
I _{CC}	Core Power Supply Current	7.17	mA
I _{CCPLL}	PLL Power Supply Current	0.05	mA
I _{CCAUX25VPP}	Auxiliary Power Supply Current for Bank 1, 2 and NVCM Programming Supply Current	2.65	mA
I _{CCIOx}	Bank x Power Supply Current (per Bank)	0.06	mA
I _{CCA_DPHYx}	V _{CCA_DPHYx} Power Supply Current	8.33	mA
I _{CCPLL_DPHYx}	V _{CCPLL_DPHYx} Power Supply Current	1.31	mA
Standby Current²			
I _{CCSTDBY}	Core Power Supply Standby Current	2.73	mA
I _{CCPLLSTDBY}	PLL Power Supply Standby Current	—	mA
I _{CCAUX25VPPSTDBY}	Auxiliary Power Supply Current for Bank 1, 2 and NVCM Programming Supply Standby Current	0.46	mA
I _{CCIOSTDBY}	Bank Power Supply Standby Current (per Bank)	0	mA
I _{CCA_DPHYxSTDBY}	V _{CCA_DPHYx} Power Supply Standby Current	0.01	mA
I _{CCPLL_DPHYxSTDBY}	V _{CCPLL_DPHYx} Power Supply Standby Current	0.01	mA
Sleep/Power Down Mode Current³			
I _{CC_SLEEP}	Core Power Supply Sleep Current	0.48	mA
I _{CCGPLL_SLEEP}	PLL Power Supply Current	0.05	mA
I _{CCAUX_SLEEP}	Auxiliary Power Supply Current for Bank 1, 2 and NVCM Programming Supply Current	0.03	mA
I _{CCIOx_SLEEP}	Bank Power Supply Current (per Bank)	0.06	mA
I _{CCPLL_DPHY_SLEEP}	V _{CCPLL_DPHY} Power Supply Sleep Current	0.01	mA
I _{CCA_DPHY_SLEEP}	V _{CCA_DPHY} Power Supply Sleep Current	0.05	mA

Notes:

1. Normal Operation

Typical design as defined in [2:1 MIPI CSI-2 Image Sensor Aggregator Bridge](#) section, under the following conditions:

- T_j = 25 °C, all power supplies at nominal voltages.
- Typical processed device in csfBGA81 package.
- To determine power for all other applications and operating conditions, use Power Calculator in Lattice Diamond design software

2. Standby Operation

A typically processed device in csfBGA81 package with blank pattern programmed, under the following conditions:

- All outputs are tri-stated, all inputs are held at either V_{CCIO}, or GND.
- All clock inputs are at 0 MHz.
- T_j = 25 °C, all power supplies at nominal voltages.
- No pull-ups on I/O.

3. Sleep/Power Down Mode

Typical design as defined in [2:1 MIPI CSI-2 Image Sensor Aggregator Bridge](#) section, under following conditions:

- Design is put into Sleep/Power Down Mode with user logic powers down D-PHY, and enters into Sleep Mode in PMU.
- T_j = 25 °C, all power supplies at nominal voltages.
- Typical processed device in csfBGA81 package.

4. For ucfBGA64 package

- V_{CCA_DPHY0} and V_{CCA_DPHY1} are tied together as V_{CC_DPHYx}.
- V_{CCPLL_DPHY0} and V_{CCPLL_DPHY1} are tied together as V_{CC_DPHYx}.

5. For WLCS36 package

- V_{CCGPLL} and V_{CCIO1} (Bank 1) are tied together to V_{CC}.
- V_{CCPLL_DPHY} and V_{CCA_DPHY} are tied together as V_{CCMU_DPHY}.

6. To determine the CrossLink start-up peak current, use the Power Calculator tool in the Lattice Diamond design software.

5.8. Preliminary Power Management Unit (PMU) Timing

Table 5.7. Preliminary PMU Timing¹

Symbol	Parameter	Device	Max	Unit
$t_{PMUWAKE}$	Time for PMU to wake from Sleep mode	All Devices	1	ms

Note:

- For details on PMU usage, refer to FPGA-TN-02018, [Power Management and Calculation for CrossLink Devices](#).

5.9. sysI/O Recommended Operating Conditions

Table 5.8. sysI/O Recommended Operating Conditions¹

Standard	V_{CCIO}		
	Min	Typ	Max
LVC MOS33/LVTTL33	3.135	3.30	3.465
LVC MOS25	2.375	2.50	2.625
LVC MOS18	1.710	1.80	1.890
LVC MOS12 (Output only)	1.140	1.20	1.260
subLDVS (Input only)	2.375	2.50	2.625
SLVS (Input only) ²	2.375	2.50	2.625
LVDS	2.375	2.50	2.625
MIPI (Input only)	1.140	1.20	1.260

Note:

- For input voltage compatibility, refer to FPGA-TN-02016, [CrossLink sysI/O Usage Guide](#).
- For SLVS/MIPI interface I/O placement, see the [Programmable I/O Banks](#) section.

5.10. Preliminary sysI/O Single-Ended DC Electrical Characteristics

Table 5.9. Preliminary sysI/O Single-Ended DC Electrical Characteristics

Input/Output Standard	V_{IL}		V_{IH}		$V_{OL} \text{ Max (V)}$	$V_{OH} \text{ Min (V)}$	$I_{OL} \text{ (mA)}$	$I_{OH} \text{ (mA)}$
	Min (V)	Max (V)	Min (V)	Max (V)				
LVC MOS33/LVTTL33	-0.3	0.8	2.0	$V_{CCIO}+0.2$	0.40	$V_{CCIO} - 0.4$	8	-8
					0.20	$V_{CCIO} - 0.2$	0.1	-0.1
LVC MOS25	-0.3	0.7	1.7	$V_{CCIO}+0.2$	0.40	$V_{CCIO} - 0.4$	6	-6
					0.20	$V_{CCIO} - 0.2$	0.1	-0.1
LVC MOS18	-0.3	$0.35 V_{CCIO}$	$0.65 V_{CCIO}$	$V_{CCIO}+0.2$	0.40	$V_{CCIO} - 0.4$	4	-4
					0.20	$V_{CCIO} - 0.2$	0.1	-0.1
LVC MOS12 (Output only)	—	—	—	—	0.40	$V_{CCIO} - 0.4$	2	-2
					0.20	$V_{CCIO} - 0.2$	0.1	-0.1

5.11. Preliminary sysI/O Differential Electrical Characteristics

5.11.1. Preliminary LVDS/subLVDS/SLVS

Over recommended operating conditions.

Table 5.10. LVDS/subLVDS¹/SLVS^{1, 2}

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{INP}, V_{INPM}	Input Voltage	—	0.00	—	2.40	V
V_{CM}	Input Common Mode Voltage	Half the sum of the two inputs	0.05	—	2.35	V
V_{THD}	Differential Input Threshold	Difference between the two inputs	–100	—	100	mV
$V_{THD(subLVDS)}$	Differential Input Threshold	Difference between the two inputs	–90	—	90	mV
$V_{THD(SLVS)}$	Differential Input Threshold	Difference between the two inputs	TBD	—	TBD	mV
V_{OH}	Output High Voltage for V_{OP} or V_{OM}	$RT = 100\ \Omega$	—	1.43	1.60	V
V_{OL}	Output Low Voltage for V_{OP} or V_{OM}	$RT = 100\ \Omega$	0.90	1.08	—	V
V_{OD}	Output Voltage Differential	$ V_{OP} - V_{OM} , RT = 100\ \Omega$	250	350	450	mV
ΔV_{OD}	Change in V_{OD} between High and Low	—	—	—	50	mV
V_{OS}	Output Voltage Offset	$(V_{OH} + V_{OL})/2, RT = 100\ \Omega$	1.13	1.20	1.375	V
ΔV_{OS}	Change in V_{OS} between H and L	—	—	—	50	mV
I_{SAB}	Output Short Circuit Current	$V_{OD} = 0\ V$ driver outputs shorted to each other	—	—	12	mA

Notes:

1. Inputs only for subLVDS and SLVS.
2. For SLVS/MIPI interface I/O placement, see the [Programmable I/O Banks](#) section.

5.12. Preliminary CrossLink Maximum General Purpose I/O Buffer Speed

Over recommended operating conditions.

Table 5.12. Preliminary CrossLink Maximum I/O Buffer Speed

Buffer	Description	Max	Unit
Maximum Input Frequency			
LVDS25	LVDS, $V_{CCIO} = 2.5\text{ V}$, csfBGA81, ctfBGA80, ucfBGA64 packages	600	MHz
	LVDS, $V_{CCIO} = 2.5\text{ V}$, WLCSP36 package	500	MHz
subLVDS	subLVDS, $V_{CCIO} = 2.5\text{ V}$, csfBGA81, ctfBGA80, ucfBGA64 packages	TBD	MHz
	subLVDS, $V_{CCIO} = 2.5\text{ V}$, WLCSP36 package	TBD	MHz
MIPI D-PHY (HS Mode) ⁶	MIPI D-PHY, csfBGA81, ctfBGA80, ucfBGA64 packages	600	MHz
	MIPI D-PHY, WLCSP36 package	500	MHz
SLVS	SLVS, $V_{CCIO} = 2.5\text{ V}$, csfBGA81, ctfBGA80, ucfBGA64 packages	TBD	MHz
	SLVS, $V_{CCIO} = 2.5\text{ V}$, WLCSP36 package	TBD	MHz
LVTTL33	LVTTL, $V_{CCIO} = 3.3\text{ V}$	300	MHz
LVCMS33	LVCMS, $V_{CCIO} = 3.3\text{ V}$	300	MHz
LVCMS25D	Differential LVCMS, $V_{CCIO} = 2.5\text{ V}$	300	MHz
LVCMS25	LVCMS, $V_{CCIO} = 2.5\text{ V}$	300	MHz
LVCMS18	LVCMS, $V_{CCIO} = 1.8\text{ V}$	155	MHz
Maximum Output Frequency			
LVDS25	LVDS, $V_{CCIO} = 2.5\text{ V}$, csfBGA81, ctfBGA80, ucfBGA64 packages	600	MHz
	LVDS, $V_{CCIO} = 2.5\text{ V}$, WLCSP36 package	500	MHz
LVTTL33	LVTTL, $V_{CCIO} = 3.3\text{ V}$	300	MHz
LVTTL33D	Differential LVTTL, $V_{CCIO} = 3.3\text{ V}$	300	MHz
LVCMS33	LVCMS, 3.3 V	300	MHz
LVCMS33D	Differential LVCMS, 3.3 V	300	MHz
LVCMS25	LVCMS, 2.5 V	300	MHz
LVCMS25D	Differential LVCMS, 2.5 V	300	MHz
LVCMS18	LVCMS, 1.8 V	155	MHz
LVCMS12	LVCMS, $V_{CCIO} = 1.2\text{ V}$	70	MHz

Notes:

1. These maximum speeds are characterized but not tested on every device.
2. Maximum I/O speed for differential output standards emulated with resistors depends on the layout.
3. LVCMS timing is measured with the load specified in [Table 5.22](#).
4. Actual system operation may vary depending on user logic implementation.
5. Maximum data rate equals two times the clock rate when utilizing DDR.
6. This is the maximum MIPI D-PHY input rate on the programmable I/O banks 1 and 2. The hardened MIPI D-PHY input and output rates are described in [Hardened MIPI D-PHY Performance](#) section. For SLVS/MIPI interface I/O placement, see the [Programmable I/O Banks](#) section.

5.13. Preliminary CrossLink External Switching Characteristics

Over recommended commercial operating conditions.

Table 5.13. Preliminary CrossLink External Switching Characteristics^{4,5}

Parameter	Description	Conditions	-6		Unit
			Min	Max	
Clocks					
Primary Clock					
f _{MAX_PRI}	Frequency for Primary Clock Tree	—	—	150	MHz
t _{W_PRI}	Clock Pulse Width for Primary Clock	—	0.8	—	ns
t _{ISKEW_PRI}	Primary Clock Skew Within a Clock	—	—	450	ps
Edge Clock					
f _{MAX_EDGE}	Frequency for Edge Clock Tree	—	—	600	MHz
t _{W_EDGE}	Clock Pulse Width for Edge Clock	—	0.783	—	ns
t _{ISKEW_EDGE}	Edge Clock Skew Within a Bank	—	—	120	ps
Generic SDR Interface ¹					
General Purpose I/O Pin Parameters Using Clock Tree Without PLL					
t _{CO}	Clock to Output – PIO Input Register	—	—	6.0	ns
t _{SU}	Clock to Data Setup – PIO Input Register	—	-0.90	—	ns
t _{HD}	Clock to Data Hold – PIO Input Register	—	1.82	—	ns
t _{SU_DELAY}	Clock to Data Setup – PIO Input Register with Input Delay for zero t _{HD}	—	1.02	—	ns
t _{HD_DELAY}	Clock to Data Hold – PIO Input Register with Input Delay for zero t _{HD}	—	0	—	ns
General Purpose I/O Pin Parameters Using Clock Tree With PLL					
t _{CO}	Clock to Output – PIO Input Register	—	—	5.2	ns
t _{SU}	Clock to Data Setup – PIO Input Register	—	0.17	—	ns
t _{HD}	Clock to Data Hold – PIO Input Register	—	1.01	—	ns
t _{SU_DELAY}	Clock to Data Setup – PIO Input Register with Input Delay for zero t _{HD}	—	1.70	—	ns
t _{HD_DELAY}	Clock to Data Hold – PIO Input Register with Input Delay for zero t _{HD}	—	0	—	ns
Generic DDR Interfaces ²					
Generic DDRX8 or DDRX4 I/O with Clock and Data Centered at General Purpose Pins (GDDR _X _RX/TX.ECLK.Centered or GDDR _X _RX/TX.ECLK.Centered)					
t _{SU_GDDR_X4_8}	Input Data Set-Up Before CLK Rising and Falling edges	—	0.167	—	ns
t _{HO_GDDR_X4_8}	Input Data Hold After CLK Rising and Falling edges	—	0.167	—	ns
t _{DVB_GDDR_X4_8}	Output Data Valid Before CLK Output Rising and Falling edges	Data Rate = 1.2 Gb/s	0.297	—	ns
		Other Data Rates	-0.120	—	ns+1/2UI
t _{DVA_GDDR_X4_8}	Output Data Valid After CLK Output Rising and Falling edges	Data Rate = 1.2 Gb/s	0.297	—	ns
		Other Data Rates	-0.120	—	ns+1/2UI
f _{MAX_GDDR_X4_8}	Frequency for ECLK ³	csfBGA81, ctfBGA80, ucfBGA64	—	600	MHz
		WLCSP36	—	500	MHz




Figure 5.3. Transmit TX.CLK.Centered Output Waveforms





Figure 5.4. Transmit TX.CLK.Aligned Waveforms

5.20. Switching Test Conditions

Figure 5.6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 5.22.



*CL Includes Test Fixture and Probe Capacitance

Figure 5.6. Output Test Load, LVTTTL and LVCMOS Standards

Table 5.22. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	R ₂	C _L	Timing Ref.	V _T
LVTTTL and other LVCMOS settings (L ≥ H, H ≥ L)	∞	∞	0 pF	LVCMOS 3.3 = 1.5 V	—
				LVCMOS 2.5 = V _{CCIO} /2	—
				LVCMOS 1.8 = V _{CCIO} /2	—
				LVCMOS 1.2 = V _{CCIO} /2	—
LVCMOS 2.5 I/O (Z ≥ H)	∞	1 MΩ	0 pF	V _{CCIO} /2	—
LVCMOS 2.5 I/O (Z ≥ L)	1 MΩ	∞	0 pF	V _{CCIO} /2	V _{CCIO}
LVCMOS 2.5 I/O (H ≥ Z)	∞	100	0 pF	V _{OH} - 0.10	—
LVCMOS 2.5 I/O (L ≥ Z)	100	∞	0 pF	V _{OL} + 0.10	V _{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.

6.5. Dual Function Pin Descriptions

The following table describes the dual functions available to certain pins on the CrossLink device. These pins may alternatively be used as general purpose I/O when the described dual function is not enabled.

Signal Name	I/O	Description
General Purpose		
USER_SCL	I/O	User Slave I2C0 clock input and Master I2C0 clock output. Enables PMU wake-up via I2C0.
USER_SDA	I/O	User Slave I2C0 data input and Master I2C0 data output. Enables PMU wakeup via I2C0.
PMU_WKUPN	—	This pin wakes the PMU from sleep mode when toggled low.
Clock Functions		
GPLL2_0[T, C]_IN	I	General Purpose PLL (GPLL) input pads: T = true and C = complement. These pins can be used to input a reference clock directly to the General Purpose PLL. These pins do not provide direct access to the primary clock network.
GR_PCLK[Bank]0	I	These pins provide a short General Routing path to the primary clock network. Refer to FPGA-TN-02015, CrossLink sysCLOCK PLL/DLL Design and Usage Guide for details.
PCLK[T/C][Bank]_num	I/O	General Purpose Primary CLK pads: [T/C] = True/Complement, [Bank] = (0, 1 and 2). These pins provide direct access to the primary and edge clock networks.
MIPI_CLK[T/C][Bank]_0	I/O	MIPI D-PHY Reference CLK pads: [T/C] = True/Complement, [Bank] = (0, 1 and 2). These pins can be used to input a reference clock directly to the D-PHY PLLs. These pins do not provide direct access to the primary clock network.
Configuration		
CDONE	I/O	Open Drain pin. Indicates that the configuration sequence is complete, and the startup sequence is in progress. Holding CDONE delays configuration.
SPI_SCK	I	Input Configuration Clock for configuring CrossLink in Slave SPI mode (SSPI).
MCK	O	Output Configuration Clock for configuring CrossLink in Master SPI mode (MSPI).
SPI_SS	I	Input Chip Select for configuring CrossLink in Slave SPI mode (SSPI).
CSN	O	Output Chip Select for configuring CrossLink in Master SPI mode (MSPI).
MOSI	I/O	Data Output when configuring CrossLink in Master SPI mode (MSPI), data input when configuring CrossLink in Slave SPI mode (SSPI).
MISO	I/O	Data Input when configuring CrossLink in Master SPI mode (MSPI), data output when configuring CrossLink in Slave SPI mode (SSPI).
SCL	I/O	Slave I2C clock I/O when configuring CrossLink in I2C mode.
SDA	I/O	Slave I2C data I/O when configuring CrossLink in I2C mode.

6.6. Dedicated Function Pin Descriptions

Signal Name	I/O	Description
Configuration		
CRESET_B	I	Configuration Reset, active LOW.
MIPI D-PHY		
DPHY[num]_CK[P/N]	I/O	MIPI D-PHY Clock [num] = D-PHY 0 or 1, P = Positive, N = Negative.
DPHY[num]_D[P/N][lane]	I/O	MIPI D-PHY Data [num] = D-PHY 0 or 1, P = Positive, N = Negative, Lane = data lane in the D-PHY block 0, 1, 2 or 3.

References

For more information, refer to the following technical notes:

- FPGA-TN-02012, [CrossLink High-Speed I/O Interface](#)
- FPGA-TN-02013, [CrossLink Hardware Checklist](#)
- FPGA-TN-02014, [CrossLink Programming and Configuration Usage Guide](#)
- FPGA-TN-02015, [CrossLink sysCLOCK PLL/DLL Design and Usage Guide](#)
- FPGA-TN-02016, [CrossLink sysI/O Usage Guide](#)
- FPGA-TN-02017, [CrossLink Memory Usage Guide](#)
- FPGA-TN-02018, [Power Management and Calculation for CrossLink Devices](#)
- FPGA-TN-02019, [CrossLink I2C Hardened IP Usage Guide](#)
- FPGA-TN-02020, [Advanced CrossLink I2C Hardened IP Reference Guide](#)

For package information, refer to the following technical notes:

- TN1074, [PCB Layout Recommendations for BGA Packages](#)
- TN1076, [Solder Reflow Guide for Surface Mount Devices](#)
- TN1242, [Wafer-Level Chip-Scale Package Guide](#)
- [Thermal Management](#)
- [Package Diagrams](#)

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTTL, LVCMOS): www.jedec.org
- MIPI Standards (D-PHY): www.mipi.org

Technical Support

For assistance, submit a technical support case at www.latticesemi.com/techsupport.

Revision History

Date	Version	Change Summary
March 2017	1.1	<p>Updated I/O placements on banks containing MIPI interface in Programmable I/O Banks section.</p> <p>Updated DC and Switching Characteristics section:</p> <ul style="list-style-type: none"> • Updated Table 5.4. Preliminary Power-On-Reset Voltage Levels^{1, 3, 4}, added row of V_{PORDN} • Added Note 5 to Table 5.5. Preliminary DC Electrical Characteristics • Updated Table 5.6. Preliminary CrossLink Supply Current, added notes • Updated max values of V_{THD} and V_{THD(subLVDS)} in Table 5.10. LVDS/subLVDS1/SLVS^{1, 2} • Maximum input frequency values of subLVDS and SLVS are TBD in Table 5.12. Preliminary CrossLink Maximum I/O Buffer Speed • Updated Table 5.13. Preliminary CrossLink External Switching Characteristics^{4, 5} • Updated min values of t_{SU_MIPX4} and t_{HO_MIPX4} in Table 5.16. 1200 Mb/s MIPI_DPHY_X4_RX/TX Timing Table (1200 Mb/s > MIPI D-PHY Data Rate > 1000 Mb/s) and Table 5.17. 1000 Mb/s MIPI_DPHY_X4_RX/TX Timing Table (1000 Mb/s > MIPI D-PHY Data Rate > 10 Mb/s) • Updated Table 5.20. CrossLink sysCONFIG Port Timing Specifications • Updated Table 5.21. Preliminary SRAM Configuration Time from NVCM <p>Updated Pinout Information section</p> <p>Updated CrossLink Part Number Description</p>
July 2016	1.0	Updated document numbers.
May 2016	1.0	First preliminary release.