

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

| Details | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, IrDA, SmartCard, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 65 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V |
| Data Converters | A/D 8x12b; D/A 1x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 81-UFBGA, CSPBGA |
| Supplier Device Package | 81-CSP (4.35x4.27) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32wg360f256g-a-csp81 |

2.1.11 Inter-Integrated Circuit Interface (I2C)

The I²C module provides an interface between the MCU and a serial I²C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I²C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

2.1.12 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

2.1.13 Pre-Programmed USB/UART Bootloader

The bootloader presented in application note AN0042 is pre-programmed in the device at factory. The bootloader enables users to program the EFM32 through a UART or a USB CDC class virtual UART without the need for a debugger. The autobaud feature, interface and commands are described further in the application note.

2.1.14 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous serial Receiver and Transmitter (UART) is a very flexible serial I/O module. It supports full- and half-duplex asynchronous UART communication.

2.1.15 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART[™], the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

2.1.16 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor control applications.

2.1.17 Real Time Counter (RTC)



The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

2.1.18 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRACO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.



3.4.3 EM3 Current Consumption

Figure 3.9. EM3 current consumption.



3.4.4 EM4 Current Consumption

Figure 3.10. EM4 current consumption.



3.5 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.4. Energy Modes Transitions

| Symbol | Parameter | Min | Typ | Max | Unit |
|------------|---------------------------------|-----|-----|-----|--------------------|
| t_{EM10} | Transition time from EM1 to EM0 | | 0 | | HF-CORE-CLK cycles |
| t_{EM20} | Transition time from EM2 to EM0 | | 2 | | μ s |
| t_{EM30} | Transition time from EM3 to EM0 | | 2 | | μ s |
| t_{EM40} | Transition time from EM4 to EM0 | | 163 | | μ s |


3.6 Power Management

The EFM32WG requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".


Table 3.5. Power Management

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------------------|--|---|------|------|------|------|
| V _{BODextthr-} | BOD threshold on falling external supply voltage | | 1.74 | | 1.96 | V |
| V _{BODextthr+} | BOD threshold on rising external supply voltage | | | 1.85 | 1.98 | V |
| V _{PORthr+} | Power-on Reset (POR) threshold on rising external supply voltage | | | | 1.98 | V |
| t _{RESET} | Delay from reset is released until program execution starts | Applies to Power-on Reset, Brown-out Reset and pin reset. | | 163 | | μs |
| C _{DECOUPLE} | Voltage regulator decoupling capacitor. | X5R capacitor recommended. Apply between DECOUPLE pin and GROUND | | 1 | | μF |
| C _{USB_VREGO} | USB voltage regulator out decoupling capacitor. | X5R capacitor recommended. Apply between USB_VREGO pin and GROUND | | 1 | | μF |
| C _{USB_VREGI} | USB voltage regulator in decoupling capacitor. | X5R capacitor recommended. Apply between USB_VREGI pin and GROUND | | 4.7 | | μF |


Figure 3.11. Typical Low-Level Output Current, 2V Supply Voltage




GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = LOW




GPIO_Px_CTRL DRIVEMODE = STANDARD




GPIO_Px_CTRL DRIVEMODE = HIGH


Figure 3.12. Typical High-Level Output Current, 2V Supply Voltage




GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = LOW




GPIO_Px_CTRL DRIVEMODE = STANDARD




GPIO_Px_CTRL DRIVEMODE = HIGH


Figure 3.15. Typical Low-Level Output Current, 3.8V Supply Voltage




GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = LOW



GPIO_Px_CTRL DRIVEMODE = STANDARD



GPIO_Px_CTRL DRIVEMODE = HIGH


3.9.4 HFRCO

Table 3.11. HFRCO

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|------------------------------|---|-------------------------------------|-----|------------------|-----|---------------|
| f_{HFRCO} | Oscillation frequency, $V_{\text{DD}}=3.0\text{ V}$, $T_{\text{AMB}}=25^\circ\text{C}$ | 28 MHz frequency band | | 28.0 | | MHz |
| | | 21 MHz frequency band | | 21.0 | | MHz |
| | | 14 MHz frequency band | | 14.0 | | MHz |
| | | 11 MHz frequency band | | 11.0 | | MHz |
| | | 7 MHz frequency band | | 6.60 | | MHz |
| | | 1 MHz frequency band | | 1.20 | | MHz |
| $t_{\text{HFRCO_settling}}$ | Settling time after start-up | $f_{\text{HFRCO}} = 14\text{ MHz}$ | | 0.6 | | Cycles |
| I_{HFRCO} | Current consumption | $f_{\text{HFRCO}} = 28\text{ MHz}$ | | 165 | 215 | μA |
| | | $f_{\text{HFRCO}} = 21\text{ MHz}$ | | 134 | 175 | μA |
| | | $f_{\text{HFRCO}} = 14\text{ MHz}$ | | 106 | 140 | μA |
| | | $f_{\text{HFRCO}} = 11\text{ MHz}$ | | 94 | 125 | μA |
| | | $f_{\text{HFRCO}} = 6.6\text{ MHz}$ | | 77 | 105 | μA |
| | | $f_{\text{HFRCO}} = 1.2\text{ MHz}$ | | 25 | 40 | μA |
| TUNESTEP _{HFRCO} | Frequency step for LSB change in TUNING value | | | 0.3 ¹ | | % |

¹The TUNING field in the CMU_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

Figure 3.18. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature



| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|----------------------|--|---|-----|-----|-----|------|
| | Startup time of reference generator and ADC core in KEEPADCWARM mode | | | 1 | | µs |
| SNR _{ADC} | Signal to Noise Ratio (SNR) | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference | | 59 | | dB |
| | | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference | | 63 | | dB |
| | | 1 MSamples/s, 12 bit, single ended, V _{DD} reference | | 65 | | dB |
| | | 1 MSamples/s, 12 bit, differential, internal 1.25V reference | | 60 | | dB |
| | | 1 MSamples/s, 12 bit, differential, internal 2.5V reference | | 65 | | dB |
| | | 1 MSamples/s, 12 bit, differential, 5V reference | | 54 | | dB |
| | | 1 MSamples/s, 12 bit, differential, V _{DD} reference | | 67 | | dB |
| | | 1 MSamples/s, 12 bit, differential, 2xV _{DD} reference | | 69 | | dB |
| | | 200 kSamples/s, 12 bit, single ended, internal 1.25V reference | | 62 | | dB |
| | | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference | | 63 | | dB |
| | | 200 kSamples/s, 12 bit, single ended, V _{DD} reference | | 67 | | dB |
| | | 200 kSamples/s, 12 bit, differential, internal 1.25V reference | | 63 | | dB |
| | | 200 kSamples/s, 12 bit, differential, internal 2.5V reference | | 66 | | dB |
| | | 200 kSamples/s, 12 bit, differential, 5V reference | | 66 | | dB |
| | | 200 kSamples/s, 12 bit, differential, V _{DD} reference | 63 | 66 | | dB |
| | | 200 kSamples/s, 12 bit, differential, 2xV _{DD} reference | | 70 | | dB |
| SINAD _{ADC} | Signal-to-Noise And Distortion-ratio (SINAD) | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference | | 58 | | dB |
| | | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference | | 62 | | dB |
| | | 1 MSamples/s, 12 bit, single ended, V _{DD} reference | | 64 | | dB |
| | | 1 MSamples/s, 12 bit, differential, internal 1.25V reference | | 60 | | dB |

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|---------------------|------------------------------------|---|-----|-----|-----|------|
| | | 1 MSamples/s, 12 bit, differential, internal 2.5V reference | | 64 | | dB |
| | | 1 MSamples/s, 12 bit, differential, 5V reference | | 54 | | dB |
| | | 1 MSamples/s, 12 bit, differential, V _{DD} reference | | 66 | | dB |
| | | 1 MSamples/s, 12 bit, differential, 2xV _{DD} reference | | 68 | | dB |
| | | 200 kSamples/s, 12 bit, single ended, internal 1.25V reference | | 61 | | dB |
| | | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference | | 65 | | dB |
| | | 200 kSamples/s, 12 bit, single ended, V _{DD} reference | | 66 | | dB |
| | | 200 kSamples/s, 12 bit, differential, internal 1.25V reference | | 63 | | dB |
| | | 200 kSamples/s, 12 bit, differential, internal 2.5V reference | | 66 | | dB |
| | | 200 kSamples/s, 12 bit, differential, 5V reference | | 66 | | dB |
| | | 200 kSamples/s, 12 bit, differential, V _{DD} reference | 62 | 66 | | dB |
| | | 200 kSamples/s, 12 bit, differential, 2xV _{DD} reference | | 69 | | dB |
| SFDR _{ADC} | Spurious-Free Dynamic Range (SFDR) | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference | | 64 | | dBc |
| | | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference | | 76 | | dBc |
| | | 1 MSamples/s, 12 bit, single ended, V _{DD} reference | | 73 | | dBc |
| | | 1 MSamples/s, 12 bit, differential, internal 1.25V reference | | 66 | | dBc |
| | | 1 MSamples/s, 12 bit, differential, internal 2.5V reference | | 77 | | dBc |
| | | 1 MSamples/s, 12 bit, differential, V _{DD} reference | | 76 | | dBc |
| | | 1 MSamples/s, 12 bit, differential, 2xV _{DD} reference | | 75 | | dBc |
| | | 1 MSamples/s, 12 bit, differential, 5V reference | | 69 | | dBc |
| | | 200 kSamples/s, 12 bit, single ended, internal 1.25V reference | | 75 | | dBc |
| | | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference | | 75 | | dBc |
| | | 200 kSamples/s, 12 bit, single ended, V _{DD} reference | | 76 | | dBc |

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|------------------------|--|---|---------------------|-------------------|--------------------|--------------|
| | | 200 kSamples/s, 12 bit, differential, internal 1.25V reference | | 79 | | dBc |
| | | 200 kSamples/s, 12 bit, differential, internal 2.5V reference | | 79 | | dBc |
| | | 200 kSamples/s, 12 bit, differential, 5V reference | | 78 | | dBc |
| | | 200 kSamples/s, 12 bit, differential, V _{DD} reference | 68 | 79 | | dBc |
| | | 200 kSamples/s, 12 bit, differential, 2xV _{DD} reference | | 79 | | dBc |
| V _{ADCOFFSET} | Offset voltage | After calibration, single ended | -3.5 | 0.3 | 3 | mV |
| | | After calibration, differential | | 0.3 | | mV |
| TGRAD _{ADCTH} | Thermometer output gradient | | | -1.92 | | mV/°C |
| | | | | -6.3 | | ADC Codes/°C |
| DNL _{ADC} | Differential non-linearity (DNL) | | -1 | ±0.7 | 4 | LSB |
| INL _{ADC} | Integral non-linearity (INL), End point method | | | ±1.2 | ±3 | LSB |
| MC _{ADC} | No missing codes | | 11.999 ¹ | 12 | | bits |
| GAIN _{ED} | Gain error drift | 1.25V reference | | 0.01 ² | 0.033 ³ | %/°C |
| | | 2.5V reference | | 0.01 ² | 0.03 ³ | %/°C |
| OFFSET _{ED} | Offset error drift | 1.25V reference | | 0.2 ² | 0.7 ³ | LSB/°C |
| | | 2.5V reference | | 0.2 ² | 0.62 ³ | LSB/°C |


¹On the average every ADC will have one missing code, most likely to appear around 2048 +/- n*512 where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

²Typical numbers given by abs(Mean) / (85 - 25).

³Max number given by (abs(Mean) + 3x stddev) / (85 - 25).

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.24 (p. 37) and Figure 3.25 (p. 37) , respectively.

Figure 3.31. ADC Temperature sensor readout



3.11 Digital Analog Converter (DAC)

Table 3.15. DAC

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|------------------------|--|--|------------------|------------------|-----------------|------------|
| V _{DACOUT} | Output voltage range | VDD voltage reference, single ended | 0 | | V _{DD} | V |
| | | VDD voltage reference, differential | -V _{DD} | | V _{DD} | V |
| V _{DACCM} | Output common mode voltage range | | 0 | | V _{DD} | V |
| I _{DAC} | Active current including references for 2 channels | 500 kSamples/s, 12 bit | | 400 ¹ | | μA |
| | | 100 kSamples/s, 12 bit | | 200 ¹ | | μA |
| | | 1 kSamples/s 12 bit NORMAL | | 17 ¹ | | μA |
| SR _{DAC} | Sample rate | | | | 500 | ksamples/s |
| f _{DAC} | DAC clock frequency | Continuous Mode | | | 1000 | kHz |
| | | Sample/Hold Mode | | | 250 | kHz |
| | | Sample/Off Mode | | | 250 | kHz |
| CYC _{DACCONV} | Clock cycles per conversion | | | 2 | | |
| t _{DACCONV} | Conversion time | | 2 | | | μs |
| t _{DACSETTLE} | Settling time | | | 5 | | μs |
| SNR _{DAC} | Signal to Noise Ratio (SNR) | 500 kSamples/s, 12 bit, single ended, internal 1.25V reference | | 58 | | dB |
| | | 500 kSamples/s, 12 bit, single ended, internal 2.5V reference | | 59 | | dB |
| | | 500 kSamples/s, 12 bit, differential, internal 1.25V reference | | 58 | | dB |

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|---------------------------|-------------------------------|---|-----------------|------|----------------------|-------------------|
| | | (OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, Unity Gain | | 13 | 25 | μA |
| G _{OL} | Open Loop Gain | (OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0 | | 101 | | dB |
| | | (OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1 | | 98 | | dB |
| | | (OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1 | | 91 | | dB |
| GBW _{OPAMP} | Gain Bandwidth Product | (OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0 | | 6.1 | | MHz |
| | | (OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1 | | 1.8 | | MHz |
| | | (OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1 | | 0.25 | | MHz |
| PM _{OPAMP} | Phase Margin | (OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, C _L =75 pF | | 64 | | ° |
| | | (OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, C _L =75 pF | | 58 | | ° |
| | | (OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, C _L =75 pF | | 58 | | ° |
| R _{INPUT} | Input Resistance | | | 100 | | Mohm |
| R _{LOAD} | Load Resistance | | 200 | | | Ohm |
| I _{LOAD_DC} | DC Load Current | | | | 11 | mA |
| V _{INPUT} | Input Voltage | OPAxHCMDIS=0 | V _{SS} | | V _{DD} | V |
| | | OPAxHCMDIS=1 | V _{SS} | | V _{DD} -1.2 | V |
| V _{OUTPUT} | Output Voltage | | V _{SS} | | V _{DD} | V |
| V _{OFFSET} | Input Offset Voltage | Unity Gain, V _{SS} <V _{in} <V _{DD} , OPAxHCMDIS=0 | | 0 | | mV |
| | | Unity Gain, V _{SS} <V _{in} <V _{DD} -1.2, OPAxHCMDIS=1 | | 1 | | mV |
| V _{OFFSET_DRIFT} | Input Offset Voltage Drift | | | | 0.02 | mV/°C |
| SR _{OPAMP} | Slew Rate | (OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0 | | 3.2 | | V/μs |
| | | (OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1 | | 0.8 | | V/μs |
| | | (OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1 | | 0.1 | | V/μs |
| N _{OPAMP} | Voltage Noise | V _{out} =1V, RESSEL=0, 0.1 Hz<f<10 kHz, OPAx- HCMDIS=0 | | 101 | | μV _{RMS} |
| | | V _{out} =1V, RESSEL=0, 0.1 Hz<f<10 kHz, OPAx- HCMDIS=1 | | 141 | | μV _{RMS} |

4 Pinout and Package

Note

Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCB's) for the EFM32WG360.

4.1 Pinout

The EFM32WG360 pinout is shown in Figure 4.1 (p. 54) and Table 4.1 (p. 54). Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.

Figure 4.1. EFM32WG360 Pinout (top view, not to scale)




Table 4.1. Device Pinout

| CSP81 Pin# and Name | | Pin Alternate Functionality / Description | | | |
|---------------------|----------|---|-------------|--------------------|------------|
| Pin # | Pin Name | Analog | Timers | Communication | Other |
| A1 | PF10 | | | U1_TX #1 USB_DM | |
| A2 | PF11 | | | U1_RX #1 USB_DP | |
| A3 | PF2 | | TIM0_CC2 #5 | LEU0_TX #4 | ACMP1_O #0 |

| Alternate | LOCATION | | | | | | | Description |
|-------------|----------|------|------|-----|-----|-----|---|---|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | |
| LES_ALTEX5 | PE11 | | | | | | | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 | | | | | | | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 | | | | | | | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 | | | | | | | LESENSE channel 0. |
| LES_CH1 | PC1 | | | | | | | LESENSE channel 1. |
| LES_CH2 | PC2 | | | | | | | LESENSE channel 2. |
| LES_CH3 | PC3 | | | | | | | LESENSE channel 3. |
| LES_CH4 | PC4 | | | | | | | LESENSE channel 4. |
| LES_CH5 | PC5 | | | | | | | LESENSE channel 5. |
| LES_CH6 | PC6 | | | | | | | LESENSE channel 6. |
| LES_CH7 | PC7 | | | | | | | LESENSE channel 7. |
| LES_CH8 | PC8 | | | | | | | LESENSE channel 8. |
| LES_CH9 | PC9 | | | | | | | LESENSE channel 9. |
| LES_CH10 | PC10 | | | | | | | LESENSE channel 10. |
| LES_CH11 | PC11 | | | | | | | LESENSE channel 11. |
| LES_CH12 | PC12 | | | | | | | LESENSE channel 12. |
| LES_CH13 | PC13 | | | | | | | LESENSE channel 13. |
| LES_CH14 | PC14 | | | | | | | LESENSE channel 14. |
| LES_CH15 | PC15 | | | | | | | LESENSE channel 15. |
| LETIM0_OUT0 | PD6 | PB11 | PF0 | PC4 | | | | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 | | | | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 | | | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 | | | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 | | | | | | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 | | | | | | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 | | | | | | | Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 | | | | | | | Low Frequency Crystal (typically 32.768 kHz) positive pin. |
| PCNT0_S0IN | PC13 | | PC0 | PD6 | | | | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | PC14 | | PC1 | PD7 | | | | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 | | | | | | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 | | | | | | Pulse Counter PCNT1 input number 1. |
| PCNT2_S0IN | PD0 | PE8 | | | | | | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 | | | | | | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 | | | | | | | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | | | | | | | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 | | | | | | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 | | | | | | Peripheral Reflex System PRS, channel 3. |
| TIM0_CC0 | PA0 | PA0 | | PD1 | PA0 | PF0 | | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | | PD2 | PC0 | PF1 | | Timer 0 Capture Compare input / output channel 1. |
| TIM0_CC2 | PA2 | PA2 | | PD3 | PC1 | PF2 | | Timer 0 Capture Compare input / output channel 2. |

5 PCB Layout and Soldering

5.1 Recommended PCB Layout

Figure 5.1. CSP81 PCB Land Pattern




Table 5.1. CSP81 PCB Land Pattern Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
|--------|-----------|
| X | 0.20 |
| C1 | 3.20 |
| C2 | 3.20 |
| E1 | 0.40 |
| E2 | 0.40 |

7 Revision History

7.1 Revision 1.00

October 15th, 2014

Initial release.

A Disclaimer and Trademarks

A.1 Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS[®], EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember[®], EZLink[®], EZMac[®], EZRadio[®], EZRadioPRO[®], DSPLL[®], ISO-modem[®], Precision32[®], ProSLIC[®], SiPHY[®], USBXpress[®] and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

List of Tables

| | |
|---|----|
| 1.1. Ordering Information | 2 |
| 2.1. Configuration Summary | 7 |
| 3.1. Absolute Maximum Ratings | 10 |
| 3.2. General Operating Conditions | 10 |
| 3.3. Current Consumption | 11 |
| 3.4. Energy Modes Transitions | 17 |
| 3.5. Power Management | 18 |
| 3.6. Flash | 19 |
| 3.7. GPIO | 19 |
| 3.8. LFXO | 27 |
| 3.9. HFXO | 27 |
| 3.10. LFRCO | 28 |
| 3.11. HFRCO | 29 |
| 3.12. AUXHFRCO | 32 |
| 3.13. ULFRCO | 32 |
| 3.14. ADC | 32 |
| 3.15. DAC | 42 |
| 3.16. OPAMP | 43 |
| 3.17. ACMP | 47 |
| 3.18. VCMP | 49 |
| 3.19. I2C Standard-mode (Sm) | 49 |
| 3.20. I2C Fast-mode (Fm) | 50 |
| 3.21. I2C Fast-mode Plus (Fm+) | 50 |
| 3.22. SPI Master Timing | 51 |
| 3.23. SPI Master Timing with SSSEARLY and SMSDELAY | 51 |
| 3.24. SPI Slave Timing | 52 |
| 3.25. SPI Slave Timing with SSSEARLY and SMSDELAY | 52 |
| 3.26. Digital Peripherals | 53 |
| 4.1. Device Pinout | 54 |
| 4.2. Alternate functionality overview | 58 |
| 4.3. GPIO Pinout | 62 |
| 4.4. CSP81 (Dimensions in mm) | 63 |
| 5.1. CSP81 PCB Land Pattern Dimensions (Dimensions in mm) | 64 |
| 5.2. CSP81 PCB Solder Mask Dimensions (Dimensions in mm) | 65 |
| 5.3. CSP81 PCB Stencil Design Dimensions (Dimensions in mm) | 66 |

List of Equations

3.1. Total ACMP Active Current 47
3.2. VCMP Trigger Level as a Function of Level Setting 49

silabos.com



ZERO
ARM Cortex-M0+



TINY
ARM Cortex-M3



GECKO
ARM Cortex-M3



LEOPARD
ARM Cortex-M3



GIANT
ARM Cortex-M3



WONDER
ARM Cortex-M4

