

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Discontinued at Digi-Key                                                                                                                                        |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                                 |
| Core Size                  | 32-Bit Single-Core                                                                                                                                              |
| Speed                      | 48MHz                                                                                                                                                           |
| Connectivity               | I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART, USB OTG                                                                                                     |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                                    |
| Number of I/O              | 65                                                                                                                                                              |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                               |
| RAM Size                   | 32K x 8                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V                                                                                                                                                    |
| Data Converters            | A/D 8x12b; D/A 1x12b                                                                                                                                            |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 81-UFBGA, CSPBGA                                                                                                                                                |
| Supplier Device Package    | 81-CSP (4.35x4.27)                                                                                                                                              |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32wg360f64g-a-csp81">https://www.e-xfl.com/product-detail/silicon-labs/efm32wg360f64g-a-csp81</a> |

# 1 Ordering Information

Table 1.1 (p. 2) shows the available EFM32WG360 devices.

**Table 1.1. Ordering Information**

| Ordering Code           | Flash (kB) | RAM (kB) | Max Speed (MHz) | Supply Voltage (V) | Temperature (°C) | Package |
|-------------------------|------------|----------|-----------------|--------------------|------------------|---------|
| EFM32WG360F64G-A-CSP81  | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | CSP81   |
| EFM32WG360F128G-A-CSP81 | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | CSP81   |
| EFM32WG360F256G-A-CSP81 | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | CSP81   |

Visit **[www.silabs.com](http://www.silabs.com)** for information on global distributors and representatives.

### 2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32WG microcontroller. The flash memory is readable and writable from both the Cortex-M4 and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

### 2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230  $\mu$ DMA controller licensed from ARM.

### 2.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32WG.

### 2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32WG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

### 2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32WG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

### 2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

### 2.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

### 2.1.10 Universal Serial Bus Controller (USB)

The USB is a full-speed USB 2.0 compliant OTG host/device controller. The USB can be used in Device, On-the-go (OTG) Dual Role Device or Host-only configuration. In OTG mode the USB supports both Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The device supports both full-speed (12MBit/s) and low speed (1.5MBit/s) operation. The USB device includes an internal dedicated Descriptor-Based Scatter/Gather DMA and supports up to 6 OUT endpoints and 6 IN endpoints, in addition to endpoint 0. The on-chip PHY includes all OTG features, except for the voltage booster for supplying 5V to VBUS when operating as host.

### 2.1.11 Inter-Integrated Circuit Interface (I2C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I<sup>2</sup>C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

### 2.1.12 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

### 2.1.13 Pre-Programmed USB/UART Bootloader

The bootloader presented in application note AN0042 is pre-programmed in the device at factory. The bootloader enables users to program the EFM32 through a UART or a USB CDC class virtual UART without the need for a debugger. The autobaud feature, interface and commands are described further in the application note.

### 2.1.14 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous serial Receiver and Transmitter (UART) is a very flexible serial I/O module. It supports full- and half-duplex asynchronous UART communication.

### 2.1.15 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>™</sup>, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

### 2.1.16 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor control applications.

### 2.1.17 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

### 2.1.18 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.

| Module   | Configuration                             | Pin Connections                                                |
|----------|-------------------------------------------|----------------------------------------------------------------|
| I2C0     | Full configuration                        | I2C0_SDA, I2C0_SCL                                             |
| I2C1     | Full configuration                        | I2C1_SDA, I2C1_SCL                                             |
| USART0   | Full configuration with IrDA              | US0_TX, US0_RX, US0_CLK, US0_CS                                |
| USART1   | Full configuration with I2S               | US1_TX, US1_RX, US1_CLK, US1_CS                                |
| USART2   | Full configuration with I2S               | US2_TX, US2_RX, US2_CLK, US2_CS                                |
| UART0    | Full configuration                        | U0_TX, U0_RX                                                   |
| UART1    | Full configuration                        | U1_TX, U1_RX                                                   |
| LEUART0  | Full configuration                        | LEU0_TX, LEU0_RX                                               |
| LEUART1  | Full configuration                        | LEU1_TX, LEU1_RX                                               |
| TIMER0   | Full configuration with DTI               | TIM0_CC[2:0], TIM0_CDTI[2:0]                                   |
| TIMER1   | Full configuration                        | TIM1_CC[2:0]                                                   |
| TIMER2   | Full configuration                        | TIM2_CC[2:0]                                                   |
| TIMER3   | Full configuration                        | TIM3_CC[2:0]                                                   |
| RTC      | Full configuration                        | NA                                                             |
| BURTC    | Full configuration                        | NA                                                             |
| LETIMER0 | Full configuration                        | LET0_O[1:0]                                                    |
| PCNT0    | Full configuration, 16-bit count register | PCNT0_S[1:0]                                                   |
| PCNT1    | Full configuration, 8-bit count register  | PCNT1_S[1:0]                                                   |
| PCNT2    | Full configuration, 8-bit count register  | PCNT2_S[1:0]                                                   |
| ACMP0    | Full configuration                        | ACMP0_CH[7:0], ACMP0_O                                         |
| ACMP1    | Full configuration                        | ACMP1_CH[7:0], ACMP1_O                                         |
| VCMP     | Full configuration                        | NA                                                             |
| ADC0     | Full configuration                        | ADC0_CH[7:0]                                                   |
| DAC0     | Full configuration                        | DAC0_OUT[1:0], DAC0_OUTxALT                                    |
| OPAMP    | Full configuration                        | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx |
| AES      | Full configuration                        | NA                                                             |
| GPIO     | 65 pins                                   | Available pins are shown in Table 4.3 (p. 62)                  |

## 2.3 Memory Map

The *EFM32WG360* memory map is shown in Figure 2.2 (p. 9), with RAM and Flash sizes for the largest memory configuration.

Figure 2.2. EFM32WG360 Memory Map with largest RAM and Flash sizes







Figure 3.13. Typical Low-Level Output Current, 3V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = HIGH




**Figure 3.19. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature****Figure 3.20. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature****Figure 3.21. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature**



Figure 3.22. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature





Figure 3.23. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature




| Symbol           | Parameter                                                       | Condition                                                                             | Min | Typ  | Max      | Unit           |
|------------------|-----------------------------------------------------------------|---------------------------------------------------------------------------------------|-----|------|----------|----------------|
| $V_{ADCCMIN}$    | Common mode input range                                         |                                                                                       | 0   |      | $V_{DD}$ | V              |
| $I_{ADCIN}$      | Input current                                                   | 2pF sampling capacitors                                                               |     | <100 |          | nA             |
| $CMRR_{ADC}$     | Analog input common mode rejection ratio                        |                                                                                       |     | 65   |          | dB             |
| $I_{ADC}$        | Average active current                                          | 1 MSamples/s, 12 bit, external reference                                              |     | 351  |          | $\mu A$        |
|                  |                                                                 | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b00 |     | 67   |          | $\mu A$        |
|                  |                                                                 | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b01 |     | 63   |          | $\mu A$        |
|                  |                                                                 | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b10 |     | 64   |          | $\mu A$        |
| $I_{ADCREf}$     | Current consumption of internal voltage reference               | Internal voltage reference                                                            |     | 65   |          | $\mu A$        |
| $C_{ADCIN}$      | Input capacitance                                               |                                                                                       |     | 2    |          | pF             |
| $R_{ADCIN}$      | Input ON resistance                                             |                                                                                       | 1   |      |          | MOhm           |
| $R_{ADCfILT}$    | Input RC filter resistance                                      |                                                                                       |     | 10   |          | kOhm           |
| $C_{ADCfILT}$    | Input RC filter/de-coupling capacitance                         |                                                                                       |     | 250  |          | fF             |
| $f_{ADCCLK}$     | ADC Clock Frequency                                             |                                                                                       |     |      | 13       | MHz            |
| $t_{ADCCONV}$    | Conversion time                                                 | 6 bit                                                                                 | 7   |      |          | ADC-CLK Cycles |
|                  |                                                                 | 8 bit                                                                                 | 11  |      |          | ADC-CLK Cycles |
|                  |                                                                 | 12 bit                                                                                | 13  |      |          | ADC-CLK Cycles |
| $t_{ADCACQ}$     | Acquisition time                                                | Programmable                                                                          | 1   |      | 256      | ADC-CLK Cycles |
| $t_{ADCACQVDD3}$ | Required acquisition time for VDD/3 reference                   |                                                                                       | 2   |      |          | $\mu s$        |
| $t_{ADCSTART}$   | Startup time of reference generator and ADC core in NORMAL mode |                                                                                       |     | 5    |          | $\mu s$        |


| Symbol               | Parameter                                                            | Condition                                                         | Min | Typ | Max | Unit |
|----------------------|----------------------------------------------------------------------|-------------------------------------------------------------------|-----|-----|-----|------|
|                      | Startup time of reference generator and ADC core in KEEPADCWARM mode |                                                                   |     | 1   |     | μs   |
| SNR <sub>ADC</sub>   | Signal to Noise Ratio (SNR)                                          | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference      |     | 59  |     | dB   |
|                      |                                                                      | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference       |     | 63  |     | dB   |
|                      |                                                                      | 1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference     |     | 65  |     | dB   |
|                      |                                                                      | 1 MSamples/s, 12 bit, differential, internal 1.25V reference      |     | 60  |     | dB   |
|                      |                                                                      | 1 MSamples/s, 12 bit, differential, internal 2.5V reference       |     | 65  |     | dB   |
|                      |                                                                      | 1 MSamples/s, 12 bit, differential, 5V reference                  |     | 54  |     | dB   |
|                      |                                                                      | 1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference     |     | 67  |     | dB   |
|                      |                                                                      | 1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference   |     | 69  |     | dB   |
|                      |                                                                      | 200 kSamples/s, 12 bit, single ended, internal 1.25V reference    |     | 62  |     | dB   |
|                      |                                                                      | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference     |     | 63  |     | dB   |
|                      |                                                                      | 200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference   |     | 67  |     | dB   |
|                      |                                                                      | 200 kSamples/s, 12 bit, differential, internal 1.25V reference    |     | 63  |     | dB   |
|                      |                                                                      | 200 kSamples/s, 12 bit, differential, internal 2.5V reference     |     | 66  |     | dB   |
|                      |                                                                      | 200 kSamples/s, 12 bit, differential, 5V reference                |     | 66  |     | dB   |
|                      |                                                                      | 200 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference   | 63  | 66  |     | dB   |
|                      |                                                                      | 200 kSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference |     | 70  |     | dB   |
| SINAD <sub>ADC</sub> | Signal-to-Noise And Distortion-ratio (SINAD)                         | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference      |     | 58  |     | dB   |
|                      |                                                                      | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference       |     | 62  |     | dB   |
|                      |                                                                      | 1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference     |     | 64  |     | dB   |
|                      |                                                                      | 1 MSamples/s, 12 bit, differential, internal 1.25V reference      |     | 60  |     | dB   |

### 3.10.1 Typical performance


Figure 3.26. ADC Frequency Spectrum,  $V_{dd} = 3V$ , Temp = 25°C




1.25V Reference




2.5V Reference



2XVDDVSS Reference



5VDIFF Reference



VDD Reference








**Figure 3.28. ADC Differential Linearity Error vs Code, V<sub>dd</sub> = 3V, Temp = 25°C****1.25V Reference****2.5V Reference****2XVDDVSS Reference****5VDIFF Reference****VDD Reference**


Figure 3.37. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1



Current consumption, HYSTSEL = 4



Response time



Hysteresis

**Table 3.20. I2C Fast-mode (Fm)**

| Symbol              | Parameter                                          | Min | Typ | Max                | Unit |
|---------------------|----------------------------------------------------|-----|-----|--------------------|------|
| f <sub>SCL</sub>    | SCL clock frequency                                | 0   |     | 400 <sup>1</sup>   | kHz  |
| t <sub>LOW</sub>    | SCL clock low time                                 | 1.3 |     |                    | μs   |
| t <sub>HIGH</sub>   | SCL clock high time                                | 0.6 |     |                    | μs   |
| t <sub>SU,DAT</sub> | SDA set-up time                                    | 100 |     |                    | ns   |
| t <sub>HD,DAT</sub> | SDA hold time                                      | 8   |     | 900 <sup>2,3</sup> | ns   |
| t <sub>SU,STA</sub> | Repeated START condition set-up time               | 0.6 |     |                    | μs   |
| t <sub>HD,STA</sub> | (Repeated) START condition hold time               | 0.6 |     |                    | μs   |
| t <sub>SU,STO</sub> | STOP condition set-up time                         | 0.6 |     |                    | μs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and a START condition | 1.3 |     |                    | μs   |

<sup>1</sup>For the minimum HPPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32WG Reference Manual.


<sup>2</sup>The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

<sup>3</sup>When transmitting data, this number is guaranteed only when  $I2Cn\_CLKDIV < ((900 \cdot 10^{-9} [s] \cdot f_{HPPERCLK} [Hz]) - 4)$ .

**Table 3.21. I2C Fast-mode Plus (Fm+)**

| Symbol              | Parameter                                          | Min  | Typ | Max               | Unit |
|---------------------|----------------------------------------------------|------|-----|-------------------|------|
| f <sub>SCL</sub>    | SCL clock frequency                                | 0    |     | 1000 <sup>1</sup> | kHz  |
| t <sub>LOW</sub>    | SCL clock low time                                 | 0.5  |     |                   | μs   |
| t <sub>HIGH</sub>   | SCL clock high time                                | 0.26 |     |                   | μs   |
| t <sub>SU,DAT</sub> | SDA set-up time                                    | 50   |     |                   | ns   |
| t <sub>HD,DAT</sub> | SDA hold time                                      | 8    |     |                   | ns   |
| t <sub>SU,STA</sub> | Repeated START condition set-up time               | 0.26 |     |                   | μs   |
| t <sub>HD,STA</sub> | (Repeated) START condition hold time               | 0.26 |     |                   | μs   |
| t <sub>SU,STO</sub> | STOP condition set-up time                         | 0.26 |     |                   | μs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and a START condition | 0.5  |     |                   | μs   |

<sup>1</sup>For the minimum HPPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32WG Reference Manual.

**Figure 3.39. SPI Slave Timing****Table 3.24. SPI Slave Timing**

| Symbol                   | Parameter          | Min                    | Typ | Max                     | Unit |
|--------------------------|--------------------|------------------------|-----|-------------------------|------|
| $t_{SCLK\_sl}^{1\ 2}$    | SCKL period        | $6 * t_{HFPER-CLK}$    |     |                         | ns   |
| $t_{SCLK\_hi}^{1\ 2}$    | SCLK high period   | $3 * t_{HFPER-CLK}$    |     |                         | ns   |
| $t_{SCLK\_lo}^{1\ 2}$    | SCLK low period    | $3 * t_{HFPER-CLK}$    |     |                         | ns   |
| $t_{CS\_ACT\_MI}^{1\ 2}$ | CS active to MISO  | 5.00                   |     | 35.00                   | ns   |
| $t_{CS\_DIS\_MI}^{1\ 2}$ | CS disable to MISO | 5.00                   |     | 35.00                   | ns   |
| $t_{SU\_MO}^{1\ 2}$      | MOSI setup time    | 5.00                   |     |                         | ns   |
| $t_{H\_MO}^{1\ 2}$       | MOSI hold time     | $2 + 2 * t_{HFPERCLK}$ |     |                         | ns   |
| $t_{SCLK\_MI}^{1\ 2}$    | SCLK to MISO       | $7 + t_{HFPER-CLK}$    |     | $42 + 2 * t_{HFPERCLK}$ | ns   |

<sup>1</sup>Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

<sup>2</sup>Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )

**Table 3.25. SPI Slave Timing with SSSEARLY and SMSDELAY**

| Symbol                 | Parameter          | Min                    | Typ | Max   | Unit |
|------------------------|--------------------|------------------------|-----|-------|------|
| $t_{SCLK\_sl}^{12}$    | SCKL period        | $6 * t_{HFPER-CLK}$    |     |       | ns   |
| $t_{SCLK\_hi}^{12}$    | SCLK high period   | $3 * t_{HFPER-CLK}$    |     |       | ns   |
| $t_{SCLK\_lo}^{12}$    | SCLK low period    | $3 * t_{HFPER-CLK}$    |     |       | ns   |
| $t_{CS\_ACT\_MI}^{12}$ | CS active to MISO  | 5.00                   |     | 35.00 | ns   |
| $t_{CS\_DIS\_MI}^{12}$ | CS disable to MISO | 5.00                   |     | 35.00 | ns   |
| $t_{SU\_MO}^{12}$      | MOSI setup time    | 5.00                   |     |       | ns   |
| $t_{H\_MO}^{12}$       | MOSI hold time     | $2 + 2 * t_{HFPERCLK}$ |     |       | ns   |



Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 4.2. Alternate functionality overview**

| Alternate          | LOCATION |      |      |   |   |   |   |                                                                         |
|--------------------|----------|------|------|---|---|---|---|-------------------------------------------------------------------------|
| Functionality      | 0        | 1    | 2    | 3 | 4 | 5 | 6 | Description                                                             |
| ACMP0_CH0          | PC0      |      |      |   |   |   |   | Analog comparator ACMP0, channel 0.                                     |
| ACMP0_CH1          | PC1      |      |      |   |   |   |   | Analog comparator ACMP0, channel 1.                                     |
| ACMP0_CH2          | PC2      |      |      |   |   |   |   | Analog comparator ACMP0, channel 2.                                     |
| ACMP0_CH3          | PC3      |      |      |   |   |   |   | Analog comparator ACMP0, channel 3.                                     |
| ACMP0_CH4          | PC4      |      |      |   |   |   |   | Analog comparator ACMP0, channel 4.                                     |
| ACMP0_CH5          | PC5      |      |      |   |   |   |   | Analog comparator ACMP0, channel 5.                                     |
| ACMP0_CH6          | PC6      |      |      |   |   |   |   | Analog comparator ACMP0, channel 6.                                     |
| ACMP0_CH7          | PC7      |      |      |   |   |   |   | Analog comparator ACMP0, channel 7.                                     |
| ACMP0_O            | PE13     | PE2  | PD6  |   |   |   |   | Analog comparator ACMP0, digital output.                                |
| ACMP1_CH0          | PC8      |      |      |   |   |   |   | Analog comparator ACMP1, channel 0.                                     |
| ACMP1_CH1          | PC9      |      |      |   |   |   |   | Analog comparator ACMP1, channel 1.                                     |
| ACMP1_CH2          | PC10     |      |      |   |   |   |   | Analog comparator ACMP1, channel 2.                                     |
| ACMP1_CH3          | PC11     |      |      |   |   |   |   | Analog comparator ACMP1, channel 3.                                     |
| ACMP1_CH4          | PC12     |      |      |   |   |   |   | Analog comparator ACMP1, channel 4.                                     |
| ACMP1_CH5          | PC13     |      |      |   |   |   |   | Analog comparator ACMP1, channel 5.                                     |
| ACMP1_CH6          | PC14     |      |      |   |   |   |   | Analog comparator ACMP1, channel 6.                                     |
| ACMP1_CH7          | PC15     |      |      |   |   |   |   | Analog comparator ACMP1, channel 7.                                     |
| ACMP1_O            | PF2      | PE3  | PD7  |   |   |   |   | Analog comparator ACMP1, digital output.                                |
| ADC0_CH0           | PD0      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 0.               |
| ADC0_CH1           | PD1      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 1.               |
| ADC0_CH2           | PD2      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 2.               |
| ADC0_CH3           | PD3      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 3.               |
| ADC0_CH4           | PD4      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 4.               |
| ADC0_CH5           | PD5      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 5.               |
| ADC0_CH6           | PD6      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 6.               |
| ADC0_CH7           | PD7      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 7.               |
| BOOT_RX            | PE11     |      |      |   |   |   |   | Bootloader RX                                                           |
| BOOT_TX            | PE10     |      |      |   |   |   |   | Bootloader TX                                                           |
| BU_STAT            | PE3      |      |      |   |   |   |   | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN             | PD8      |      |      |   |   |   |   | Battery input for Backup Power Domain                                   |
| BU_VOUT            | PE2      |      |      |   |   |   |   | Power output for Backup Power Domain                                    |
| CMU_CLK0           | PA2      | PC12 | PD7  |   |   |   |   | Clock Management Unit, clock output number 0.                           |
| CMU_CLK1           | PA1      | PD8  | PE12 |   |   |   |   | Clock Management Unit, clock output number 1.                           |
| DAC0_N0 / OPAMP_N0 | PC5      |      |      |   |   |   |   | Operational Amplifier 0 external negative input.                        |
| DAC0_N1 / OPAMP_N1 | PD7      |      |      |   |   |   |   | Operational Amplifier 1 external negative input.                        |

## 7 Revision History

### 7.1 Revision 1.00

October 15th, 2014

Initial release.

## B Contact Information

**Silicon Laboratories Inc.**

400 West Cesar Chavez

Austin, TX 78701

Please visit the Silicon Labs Technical Support web page:

<http://www.silabs.com/support/pages/contacttechnicalsupport.aspx>

and register to submit a technical support request.

## List of Tables

|                                                                   |    |
|-------------------------------------------------------------------|----|
| 1.1. Ordering Information .....                                   | 2  |
| 2.1. Configuration Summary .....                                  | 7  |
| 3.1. Absolute Maximum Ratings .....                               | 10 |
| 3.2. General Operating Conditions .....                           | 10 |
| 3.3. Current Consumption .....                                    | 11 |
| 3.4. Energy Modes Transitions .....                               | 17 |
| 3.5. Power Management .....                                       | 18 |
| 3.6. Flash .....                                                  | 19 |
| 3.7. GPIO .....                                                   | 19 |
| 3.8. LFXO .....                                                   | 27 |
| 3.9. HFXO .....                                                   | 27 |
| 3.10. LFRCO .....                                                 | 28 |
| 3.11. HFRCO .....                                                 | 29 |
| 3.12. AUXHFRCO .....                                              | 32 |
| 3.13. ULFRCO .....                                                | 32 |
| 3.14. ADC .....                                                   | 32 |
| 3.15. DAC .....                                                   | 42 |
| 3.16. OPAMP .....                                                 | 43 |
| 3.17. ACMP .....                                                  | 47 |
| 3.18. VCMP .....                                                  | 49 |
| 3.19. I2C Standard-mode (Sm) .....                                | 49 |
| 3.20. I2C Fast-mode (Fm) .....                                    | 50 |
| 3.21. I2C Fast-mode Plus (Fm+) .....                              | 50 |
| 3.22. SPI Master Timing .....                                     | 51 |
| 3.23. SPI Master Timing with SSSEARLY and SMSDELAY .....          | 51 |
| 3.24. SPI Slave Timing .....                                      | 52 |
| 3.25. SPI Slave Timing with SSSEARLY and SMSDELAY .....           | 52 |
| 3.26. Digital Peripherals .....                                   | 53 |
| 4.1. Device Pinout .....                                          | 54 |
| 4.2. Alternate functionality overview .....                       | 58 |
| 4.3. GPIO Pinout .....                                            | 62 |
| 4.4. CSP81 (Dimensions in mm) .....                               | 63 |
| 5.1. CSP81 PCB Land Pattern Dimensions (Dimensions in mm) .....   | 64 |
| 5.2. CSP81 PCB Solder Mask Dimensions (Dimensions in mm) .....    | 65 |
| 5.3. CSP81 PCB Stencil Design Dimensions (Dimensions in mm) ..... | 66 |

# silabs.com

