



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0R
Core Size	16-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	50
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1142agb-gah-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.18 FLMD0

This is a pin for setting flash memory programming mode. Perform either of the following processing.

(a) In normal operation mode

It is recommended to leave this pin open during normal operation.

The FLMD0 pin must always be kept at the Vss level before reset release but does not have to be pulled down externally because it is internally pulled down by reset. However, pulling it down must be kept selected (i.e., FLMDPUP = "0", default value) by using bit 7 (FLMDPUP) of the background event control register (BECTL) (see **23.5 (1) Back ground event control register**). To pull it down externally, use a resistor of 200 k Ω or smaller.

Self programming and the rewriting of flash memory with the programmer can be prohibited using hardware, by directly connecting this pin to the Vss pin.

(b) In self programming mode

It is recommended to leave this pin open when using the self programming function. To pull it down externally, use a resistor of 100 k Ω to 200 k Ω .

In the self programming mode, the setting is switched to pull up in the self programming library.

(c) In flash memory programming mode

Directly connect this pin to a flash memory programmer when data is written by the flash memory programmer. This supplies a writing voltage of the V_{DD} level to the FLMD0 pin.

The FLMD0 pin does not have to be pulled down externally because it is internally pulled down by reset. To pull it down externally, use a resistor of 1 k Ω to 200 k Ω .

Function Name	I/O	Function	After Reset	Alternate Function		
P00	I/O	Port 0.	Input port	TI00		
P01		7-bit I/O port.		ТО00		
P02		Input of P03 and P04 can be set to 11L input buffer. Output of P02 to P04 can be set to N-ch open-drain output		SO10/TxD1		
P03		$(V_{DD} \text{ tolerance}).$		SI10/RxD1/SDA10		
P04		Input/output can be specified in 1-bit units.		SCK10/SCL10		
P05		Use of an on-chip pull-up resistor can be specified by a		TI05/TO05		
P06		Software Setting.		TI06/TO06		
P10	I/O	Port 1.	Input port	SCK00		
P11		8-bit I/O port.		SI00/RxD0		
P12		Input/output can be specified in 1-bit units.		SO00/TxD0		
P13		software setting.		TxD3		
P14				RxD3		
P15				RTCDIV/RTCCL		
P16				TI01/TO01/INTP5		
P17				TI02/TO02		
P20 to P27	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Digital input port	ANI0 to ANI7		
P30	I/O	Port 3.	Input port	RTC1HZ/INTP3		
P31		2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI03/TO03/INTP4		
P40 ^{Note}	I/O	Port 4.	Input port	TOOL0		
P41		4-bit I/O port.		TOOL1		
P42		Use of an on-chip pull-up resistor can be specified by a		TI04/TO04		
P43		software setting.		_		
P50	I/O	Port 5.	Input port	INTP1		
P51		6-bit I/O port.		INTP2		
P52	1	1	Input	Input/output can be specified in 1-bit units.		_
P53		software setting.		_		
P54	1	-		-		
P55				-		

Table 4-2. Port Function

Note If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally (see Caution in 2.2.5 P40 to P43 (port 4)).

5.6.7 Time required for switchover of CPU clock and main system clock

By setting bits 0 to 2, 4, and 6 (MDIV0 to MDIV2, MCM0, CSS) of the system clock control register (CKC), the CPU clock can be switched (between the main system clock and the subsystem clock), main system clock can be switched (between the internal high-speed oscillation clock and the high-speed system clock), and the division ratio of the main system clock can be changed.

The actual switchover operation is not performed immediately after rewriting to CKC; operation continues on the pre-switchover clock for several clocks (see Table 5-6 to Table 5-9).

Whether the CPU is operating on the main system clock or the subsystem clock can be ascertained using bit 7 (CLS) of CKC. Whether the main system clock is operating on the high-speed system clock or internal high-speed oscillation clock can be ascertained using bit 5 (MCS) of CKC.

When the CPU clock is switched, the peripheral hardware clock is also switched.

Clock A	Switching directions	Clock B	Туре
fmainc	←→	fmainc	Type 1 (see Table 5-7)
	(Changing the division ratio)		
fін	\longleftrightarrow	fмx	Type 2 (see Table 5-8)
f MAINC	\leftrightarrow	fsuв/2	Type 3 (see Table 5-9)

Table 5-6. Maximum Time Required for Main System Clock Switchover

Table 5-7. Maximum Number of Clocks Required in Type 1

Set Value Before Switchover	Set Value Aft	er Switchover
	Clock A	Clock B
Clock A		1 + fa/fB clock
Clock B	1 + fb/fa clock	

<R>

<R>

Table 5-8. Maximum Number of Clocks Required in Type 2

Set Value Before Switchover		Set Value Aft	er Switchover
MCM0		МС	CMO
		0	1
		(fmain = fih)	(fmain = fmx)
0	fмх≥fін		1 + fiн/fмx clock
(fmain = fih)	fмx <fін< td=""><td></td><td>2fін/fмx clock</td></fін<>		2fін/fмx clock
1	fмх≥fін	2fмx/fiн clock	
(fmain = fmx)	fмx <fін< td=""><td>1 + fмx/fін clock</td><td></td></fін<>	1 + fмx/fін clock	

(Remarks are listed on the next page.)



Figure 6-61. Example of Basic Timing of Operation as One-Shot Pulse Output Function

Remark n = 0, 2, 4 m = n + 1

(3) Processing flow









Figure 12-25. Master Operation in Multi-Master System (3/3)



- 2. To use the device as a master in a multi-master system, read the MSTS0 bit each time interrupt INTIIC0 has occurred to check the arbitration result.
- To use the device as a slave in a multi-master system, check the status by using the IICS0 and IICF0 registers each time interrupt INTIIC0 has occurred, and determine the processing to be performed next.

(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, does not match address (= extension code))



(ii) When WTIM0 = 1 (after restart, does not match address (= extension code))



(f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition

(i) When WTIM0 = 0



(ii) When WTIM0 = 1



- (g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition
 - (i) When WTIM0 = 0



(ii) When WTIM0 = 1



14.3 Registers Controlling DMA Controller

DMA controller is controlled by the following registers.

- DMA mode control register n (DMCn)
- DMA operation control register n (DRCn)

Remark n: DMA channel number (n = 0, 1)

15.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)
- Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)
- Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H)
- External interrupt rising edge enable registers (EGP0, EGP1)
- External interrupt falling edge enable registers (EGN0, EGN1)
- Program status word (PSW)

Table 15-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Interrupt	Interrupt Request	Flag	Interrupt Mask Flag		Priority Specification Flag	
Source		Register		Register		Register
INTWDTI	WDTIIF	IF0L	WDTIMK	MKOL	WDTIPR0, WDTIPR1	PR00L,
INTLVI	LVIIF		LVIMK		LVIPR0, LVIPR1	PR10L
INTP0	PIF0		PMK0		PPR00, PPR10	
INTP1	PIF1		PMK1		PPR01, PPR11	
INTP2	PIF2		PMK2		PPR02, PPR12	
INTP3	PIF3		РМК3		PPR03, PPR13	
INTP4	PIF4		PMK4		PPR04, PPR14	
INTP5	PIF5		PMK5		PPR05, PPR15	
INTST3	STIF3	IF0H	STMK3	МКОН	STPR03, STPR13	PR00H,
INTSR3	SRIF3		SRMK3		SRPR03, SRPR13	PR10H
INTSRE3	SREIF3		SREMK3		SREPR03, SREPR13	
INTDMA0	DMAIF0		DMAMK0		DMAPR00, DMAPR10	
INTDMA1	DMAIF1		DMAMK1		DMAPR01, DMAPR11	
INTST0 ^{Note}	STIF0 ^{Note}		STMK0 ^{Note}		STPR00, STPR10 ^{Note}	
INTCSI00 Note	CSIIF00 Note		CSIMK00 Note		CSIPR000, CSIPR100 Note	
INTSR0	SRIF0		SRMK0]	SRPR00, SRPR10	
INTSRE0	SREIF0		SREMK0		SREPR00, SREPR10	

Table 15-2. Flags Corresponding to Interrupt Request Sources (1/2)

Note Do not use UART0 and CSI00 at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INTST0 and INTCSI00 is generated, bit 5 of IF1H is set to 1. Bit 5 of MK0H, PR00H, and PR10H supports these three interrupt sources.

CHAPTER 16 KEY INTERRUPT FUNCTION

16.1 Functions of Key Interrupt

A key interrupt (INTKR) can be generated by setting the key return mode register (KRM) and inputting a falling edge to the key interrupt input pins (KR0 to KR7).

Flag	Description
KRM0	Controls KR0 signal in 1-bit units.
KRM1	Controls KR1 signal in 1-bit units.
KRM2	Controls KR2 signal in 1-bit units.
KRM3	Controls KR3 signal in 1-bit units.
KRM4	Controls KR4 signal in 1-bit units.
KRM5	Controls KR5 signal in 1-bit units.
KRM6	Controls KR6 signal in 1-bit units.
KRM7	Controls KR7 signal in 1-bit units.

 Table 16-1. Assignment of Key Interrupt Detection Pins

16.2 Configuration of Key Interrupt

The key interrupt includes the following hardware.

Table 10-2. Configuration of Key interrupt	Table 16-2.	Configuration	of Key	Interrupt
--	-------------	---------------	--------	-----------

Item	Configuration
Control register	Key return mode register (KRM)
	Port mode register 7 (PM7)





<R>

22.4 Setting of Option Byte

The user option byte and on-chip debug option byte can be set using the RA78K0R or PM+ linker option, in addition to describing to the source. When doing so, the contents set by using the linker option take precedence, even if descriptions exist in the source, as mentioned below.

See the RA78K0R Assembler Package User's Manual for how to set the linker option.

A software description example of the option byte setting is shown below.

OPT	CSEG	OPT_BY	ΤE	
	DB	10H	;	Does not use interval interrupt of watchdog timer,
			;	Enables watchdog timer operation,
			;	Window open period of watchdog timer is 25%,
			;	Overflow time of watchdog timer is 2 ¹⁰ /fiL,
			;	Stops watchdog timer operation during HALT/STOP mode
	DB	OFFH	;	Stops LVI default start function
	DB	OFFH	;	Reserved area
	DB	85H	;	Enables on-chip debug operation, does not erase flash memory
			;	data when security ID authorization fails

When the boot swap function is used during self programming, 000C0H to 000C3H is switched to 010C0H to 010C3H. Describe to 010C0H to 010C3H, therefore, the same values as 000C0H to 000C3H as follows.

OPT2	CSEG	AT	010C0H	
	DB		10H	; Does not use interval interrupt of watchdog timer,
				; Enables watchdog timer operation,
				; Window open period of watchdog timer is 25%,
				; Overflow time of watchdog timer is 2 ¹⁰ /fiL,
				; Stops watchdog timer operation during HALT/STOP mode
	DB		OFFH	; Stops LVI default start function
	DB		OFFH	; Reserved area
	DB		85H	; Enables on-chip debug operation, does not erase flash memory
				; data when security ID authorization fails

Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name of the CSEG pseudo instruction. To specify the option byte to 010C0H to 010C3H in order to use the boot swap function, use the relocation attribute AT to specify an absolute address.

23.6 Programming Method

23.6.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.

Figure 23-7. Flash Memory Manipulation Procedure



23.6.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash memory programmer, set the 78K0R/KE3 in the flash memory programming mode. To set the mode, set the FLMD0 pin and TOOL0 pin to V_{DD} and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.



Figure 23-8. Flash Memory Programming Mode

Classification	Command Name	Function
Verify	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.
Erase	Chip Erase	Erases the entire flash memory.
	Block Erase	Erases a specified area in the flash memory.
Blank check	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased.
Write	Programming	Writes data to a specified area in the flash memory.
Getting information	Silicon Signature	Gets 78K0R/KE3 information (such as the part number and flash memory configuration).
	Version Get	Gets the 78K0R/KE3 firmware version.
	Checksum	Gets the checksum data for a specified area.
Security	Security Set	Sets security information.
Others	Reset	Used to detect synchronization status of communication.
	Baud Rate Set	Sets baud rate when UART communication mode is selected.

Table 23-5	Flash M	Jemory	Control	Commands
Table 23-3.	I Iasii I	wennory	CONTROL	Commanus

The 78K0R/KE3 return a response for the command issued by the dedicated flash memory programmer. The response names sent from the 78K0R/KE3 are listed below.

Table 23-6. Response Names

Response Name	Function		
ACK	Acknowledges command/data.		
NAK	Acknowledges illegal command/data.		

Instruction	Mnemonic	Operands	Bytes	Clocks		Operation		Flag	
Group				Note 1	Note 2		Z	AC	CY
Bit	XOR1	CY, saddr.bit	3	1	-	$CY \leftarrow CY + (saddr).bit$			×
manipulate		CY, sfr.bit	3	1	-	$CY \leftarrow CY \leftrightarrow sfr.bit$			×
		CY, A.bit	2	1	-	$CY \leftarrow CY + A.bit$			×
		CY, PSW.bit	3	1	-	$CY \leftarrow CY \neq PSW.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \neq (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \neq (ES, HL).bit$			×
	SET1	saddr.bit	3	2	-	(saddr).bit ← 1			
		sfr.bit	3	2	-	sfr.bit ← 1			
		A.bit	2	1	-	A.bit ← 1			
		!addr16.bit	4	2	-	(addr16).bit ← 1			
		PSW.bit	3	4	-	PSW.bit ← 1	×	×	×
		[HL].bit	2	2	-	(HL).bit ← 1			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit ← 1			
		ES:[HL].bit	3	3	-	(ES, HL).bit ← 1			
	CLR1	saddr.bit	3	2	-	$(saddr.bit) \leftarrow 0$			
		sfr.bit	3	2	-	sfr.bit ← 0			
		A.bit	2	1	-	A.bit ← 0			
		!addr16.bit	4	2	-	(addr16).bit ← 0			
		PSW.bit	3	4	-	PSW.bit ← 0	×	×	×
		[HL].bit	2	2	-	(HL).bit ← 0			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit $\leftarrow 0$			
		ES:[HL].bit	3	3	-	(ES, HL).bit ← 0			
	SET1	CY	2	1	_	CY ← 1			1
	CLR1	CY	2	1	_	CY ← 0			0
	NOT1	CY	2	1	_	$CY \leftarrow \overline{CY}$			×

Table 26-5.	Operation	List (14/17)
	operation	

Notes 1. When the internal RAM area, SFR area, or extended SFR area is accessed, or for an instruction with no data access.

- 2. When the program memory area is accessed.
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcLk) selected by the system clock control register (CKC).
 - 2. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3, maximum.

Standard Products

(2) Serial interface: Serial array unit (2/18)

(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tKCY1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	200 ^{Note 1}			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	300 ^{Note 1}			ns
		$1.8~V \leq V_{\text{DD}} < 2.7~V$	600 ^{Note 1}			ns
SCKp high-/low-level width	t кн1,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/2 – 20			ns
	tĸ∟1	$2.7~V \leq V_{\text{DD}} < 4.0~V$	tксү1/2 – 35			ns
		$1.8~V \leq V_{\text{DD}} < 2.7~V$	tксү1/2 – 80			ns
SIp setup time (to $\overline{\text{SCKp}}\uparrow)^{\text{Note 2}}$	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	70			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	100			ns
		$1.8~V \leq V_{\text{DD}} < 2.7~V$	190			ns
SIp hold time (from $\overline{\text{SCKp}}\uparrow$) Note 3	tksii		30			ns
Delay time from $\overline{\mathrm{SCKp}}\downarrow$ to SOp output Note 4	tkso1	C = 30 pF ^{Note 5}			40	ns

<R> (b) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

Notes 1. The value must also be 4/fcLK or more.

2. When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp setup time becomes "to $\overline{SCKp}\downarrow$ " when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.

- **3.** When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp hold time becomes "from $\overline{SCKp}\downarrow$ " when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
- 4. When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The delay time to SOp output becomes "from $\overline{SCKp}^{\uparrow}$ " when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
- 5. C is the load capacitance of the $\overline{\text{SCKp}}$ and SOp output lines.

Caution When using CSI10, select the normal input buffer for SI10 and the normal output mode for SO10 and SCK10 by using the PIM0 and POM0 registers.

Remark p: CSI number (p = 00, 10), n: Channel number (n = 0, 2)

(A) Grade Products

DC Characteristics (2/10)

Items	Symbol	Conditions	Conditions			MAX.	Unit
Output current,	IOL1	Per pin for P00 to P02, P05, P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P70 to P77, P120, P130, P140, P141	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			8.5	mA
low ^{Note 1}			$2.7~V \leq V_{\text{DD}} < 4.0~V$			1.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			0.5	mA
		Per pin for P03, P04	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			8.5	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			1.5	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			0.6	mA
		Per pin for P60 to P63	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			15.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			3.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.0	mA
		Total of P00 to P04, P40 to P43, P120, P130, P140, P141 (When duty = $70\%^{Note 2}$) Total of P05, P06, P10 to P17, P30, P31, P50 to P55, P60 to P63, P70 to P77 (When duty = $70\%^{Note 2}$) Total of all pins (When duty = $60\%^{Note 2}$)	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			15.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			9.0	mA
			$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			45.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			35.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			20.0	mA
			$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			65.0	mA
			$2.7 \ V \le V_{\text{DD}} < 4.0 \ V$			50.0	mA
			$1.8 \ V \leq V_{\text{DD}} < 2.7 \ V$			29.0	mA
	IOL2	Per pin for P20 to P27	$AV_{REF} \leq V_{DD}$			0.4	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to EVss, Vss, and AVss pin.

 Specification under conditions where the duty factor is 60% or 70%. The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where $I_{OL} = 20.0 \text{ mA}$ and n = 50%

Total output current of pins = $(20.0 \times 0.7)/(50 \times 0.01) = 28.0 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

- (2) Serial interface: Serial array unit (15/18)
- Caution Select the TTL input buffer for SI10 and SCK10 and the N-ch open drain output (VDD tolerance) mode for SO10 by using the PIM0 and POM0 registers.
- **Remarks 1.** $R_b[\Omega]$:Communication line (SO10) pull-up resistance,
 - Cb[F]: Communication line (SO10) load capacitance, Vb[V]: Communication line voltage
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKS02 bit of the SMR02 register.)
 - 3. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

 $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V;~V_{\text{IH}} = 2.2~V,~V_{\text{IL}} = 0.8~V$

- $2.7~V \leq V_{\text{DD}} \leq 4.0~V,~2.3~V \leq V_{\text{b}} \leq 2.7~V;~V\text{ih} = 2.0~V,~V\text{il} = 0.5~V$
- 4. CSI00 cannot communicate at different potential. Use CSI10 for communication at different potential.

		(15/15)
Edition	Description	Chapter
8th edition	Addition of chapter	CHAPTER 30 RECOMMENDED SOLDERING CONDITIONS
	Change of A.4.1 When using flash memory programmers PG-FP5, FL-PR5, PG- FP4 and FL-PR4	APPENDIX A DEVELOPMENT TOOLS
	Addition of chapter	APPENDIX B LIST OF CAUTIONS