

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0R
Core Size	16-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	50
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFBGA
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1143af1-an1-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

INTRODUCTION

Readers	This manual is intended for user engineers who wish to understand the functions of the 78K0R/KE3 and design and develop application systems and programs for these devices. The target products are as follows. • Conventional-specification products of the 78K0R/KE3: μ PD78F1142, 78F1143, 78F1144, 78F1145, 78F1146 • Expanded-specification products of the 78K0R/KE3: μ PD78F1142A, 78F1143A, 78F1144A, 78F1145A, 78F1146A • (A) grade products of the expanded-specification products of the 78K0R/KE3 μ PD78F1142A(A), 78F1143A(A), 78F1144A(A), 78F1145A(A), 78F1146A(A)						
Purpose	This manual is intended to give users an une Organization below.	derstanding of the functions described in the					
Organization	The 78K0R/KE3 manual is separated into the dition (common to the 78K0R Microcontroll 78K0R/KE3 User's Manual (This Manual) • Pin functions • Internal block functions • Interrupts • Other on-chip peripheral functions • Electrical specifications	two parts: this manual and the instructions ler Series). 78K0R Microcontroller User's Manual Instructions • CPU functions • Instruction set • Explanation of each instruction					
How to Read This Manual	 It is assumed that the readers of this material engineering, logic circuits, and microcontroll When using this manual as the manual specification products of 78K0R/KE3 microscope and (A) grade products. Read follows. μ μ PD78F114yA → μ PD78F114yA(A) To gain a general understanding of funct → Read this manual in the order of the revised points. The revised points cat the PDF file and specifying it in the "F 	anual have general knowledge of electrical lers. If for (A) grade products of the expanded- rocontrollers: Ind quality grade differ between standard ad the part number for (A) grade products as () ($y = 2 \text{ to } 6$) ions: CONTENTS . The mark " <r>" shows major in be easily searched by copying an "<r>" in ind what:" field.</r></r>					

1.5 Pin Configuration (Top View)

- 64-pin plastic LQFP (12 × 12)
- 64-pin plastic LQFP (fine pitch) (10×10)
- 64-pin plastic TQFP (fine pitch) $(7 \times 7)^{Note}$



Note Expanded-specification products (µPD78F114xA) only

Cautions 1. Make AVss the same potential as EVss and Vss.

- 2. Make EVDD the same potential as VDD.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- 4. P20/ANI0 to P27/ANI7 are set as analog inputs in the order of P27/ANI7, P26/ANI6..., P20/ANI0 by the A/D port configuration register (ADPC). When using P20/ANI0 to P27/ANI7 as analog inputs, start designing from P27/ANI7 (see 10.3 (6) A/D port configuration register (ADPC) for details).

Figure 4-21. Block Diagram of P62 and P63



- P6: Port register 6
- PM6: Port mode register 6

RD: Read signal

WR××: Write signal

(2) Clock operation status control register (CSC)

This register is used to control the operations of the high-speed system clock, internal high-speed oscillation clock, and subsystem clock (except the internal low-speed oscillation clock).

CSC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to C0H.

Figure 5-3. Format of Clock Operation Status Control Register (CSC)

Address: FFFA1H After reset: C0H R/W

Symbol	<7>	<6> 5 4		4	3	2	1	<0>
CSC	MSTOP	XTSTOP	0	0	0	0	0	HIOSTOP

MSTOP	High-speed system clock operation control							
	X1 oscillation mode	External clock input mode	Input port mode					
0	X1 oscillator operating	External clock from EXCLK pin is valid	_					
1	X1 oscillator stopped	External clock from EXCLK pin is invalid						

XTSTOP	Subsystem clock operation control							
	XT1 oscillation mode	Input port mode						
0	XT1 oscillator operating	_						
1	XT1 oscillator stopped							

HIOSTOP	Internal high-speed oscillation clock operation control
0	Internal high-speed oscillator operating
1	Internal high-speed oscillator stopped

- Cautions 1. After reset release, set the clock operation mode control register (CMC) before starting X1 oscillation as set by MSTOP or XT1 oscillation as set by XTSTOP.
 - 2. To start X1 oscillation as set by MSTOP, check the oscillation stabilization time of the X1 clock by using the oscillation stabilization time counter status register (OSTC).
 - 3. Do not stop the clock selected for the CPU/peripheral hardware clock (fcLK) with the OSC register.
 - 4. The setting of the flags of the register to stop clock oscillation (invalidate the external clock input) and the condition before clock oscillation is to be stopped are as shown in Table 5-2.

- Cautions 1. If the voltage rises with a slope of less than 0.5 V/ms (MIN.) from power application until the voltage reaches 1.8 V, input a low level to the RESET pin from power application until the voltage reaches 1.8 V, or set the LVI default start function stopped by using the option byte (LVIOFF = 0) (see Figure 5-14). By doing so, the CPU operates with the same timing as <2> and thereafter in Figure 5-13 after reset release by the RESET pin.
 - 2. It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.
- Remark While the microcontroller is operating, a clock that is not used as the CPU clock can be stopped via software settings. The internal high-speed oscillation clock and high-speed system clock can be stopped by executing the STOP instruction (see (4) in 5.6.1 Example of controlling high-speed system clock, (3) in 5.6.2 Example of controlling internal high-speed oscillation clock, and (3) in 5.6.3 Example of controlling subsystem clock).

Figure 5-14. Clock Generator Operation When Power Supply Voltage Is Turned On (When LVI Default Start Function Enabled Is Set (Option Byte: LVIOFF = 0))



- <1> When the power is turned on, an internal reset signal is generated by the low-voltage detector (LVI).
- <2> When the power supply voltage exceeds 2.07 V (TYP.), the reset is released and the internal high-speed oscillator automatically starts oscillation.
- <3> After the reset is released and reset processing is performed, the CPU starts operation on the internal highspeed oscillation clock.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see (1) in 5.6.1 Example of controlling high-speed system clock and (1) in 5.6.3 Example of controlling subsystem clock).
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see (3) in 5.6.1 Example of controlling high-speed system clock and (2) in 5.6.3 Example of controlling subsystem clock).

- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
 - 2. When releasing a reset (above figure) or releasing STOP mode while the CPU is operating on the internal high-speed oscillation clock, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC). If the CPU operates on the high-speed system clock (X1 oscillation), set the oscillation stabilization time when releasing STOP mode using the oscillation stabilization time select register (OSTS).
- Cautions 1. A voltage oscillation stabilization time is required after the supply voltage reaches 1.59 V (TYP.). If the supply voltage rises from 1.59 V (TYP.) to 2.07 V (TYP.) within the power supply oscillation stabilization time, the power supply oscillation stabilization time is automatically generated before reset processing.
 - 2. It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.
- Remark While the microcontroller is operating, a clock that is not used as the CPU clock can be stopped via software settings. The internal high-speed oscillation clock and high-speed system clock can be stopped by executing the STOP instruction (see (4) in 5.6.1 Example of controlling high-speed system clock, (3) in 5.6.2 Example of controlling internal high-speed oscillation clock, and (3) in 5.6.3 Example of controlling subsystem clock).

6.2 Configuration of Timer Array Unit

The timer array unit includes the following hardware.

	Table 6-1.	Configuration	of Timer	Array L	Jnit
--	------------	---------------	----------	---------	------

Item	Configuration
Timer/counter	Timer counter register 0n (TCR0n)
Register	Timer data register 0n (TDR0n)
Timer input	TI00 to TI06 pins, RxD3 pin (for LIN-bus)
Timer output	TO00 to TO06 pins, output controller
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Timer clock select register 0 (TPS0) Timer channel enable status register 0 (TE0) Timer channel start register 0 (TS0) Timer channel stop register 0 (TT0) Timer input select register 0 (TIS0) Timer output enable register 0 (TOE0) Timer output register 0 (TO0) Timer output level register 0 (TOL0) Timer output mode register 0 (TOM0) </registers>
	<registers channel="" each="" of=""> Timer mode register 0n (TMR0n) Timer status register 0n (TSR0n) Input switch control register (ISC) (channel 7 only) Noise filter enable register 1 (NFEN1) Port mode registers 0, 1, 3, 4 (PM0, PM1, PM3, PM4) Port registers 0, 1, 3, 4 (P0, P1, P3, P4) </registers>

Remark n: Channel number (n = 0 to 7)

Figure 6-1 shows the block diagram.

6.3 Registers Controlling Timer Array Unit

Timer array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Timer clock select register 0 (TPS0)
- Timer mode register 0n (TMR0n)
- Timer status register 0n (TSR0n)
- Timer channel enable status register 0 (TE0)
- Timer channel start register 0 (TS0)
- Timer channel stop register 0 (TT0)
- Timer input select register 0 (TIS0)
- Timer output enable register 0 (TOE0)
- Timer output register 0 (TO0)
- Timer output level register 0 (TOL0)
- Timer output mode register 0 (TOM0)
- Input switch control register (ISC)
- Noise filter enable register 1 (NFEN1)
- Port mode registers 0, 1, 3, 4 (PM0, PM1, PM3, PM4)
- Port registers 0, 1, 3, 4 (P0, P1, P3, P4)

Remark n = 0 to 7

(11) Timer output level register 0 (TOL0)

TOL0 is a register that controls the timer output level of each channel.

The setting of the inverted output of channel n by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOE0n = 1) in the combination-operation mode (TOM0n = 1). In the toggle mode (TOM0n = 0), this register setting is invalid.

TOL0 can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of TOL0 can be set with an 8-bit memory manipulation instruction with TOL0L.

Reset signal generation clears this register to 0000H.

Figure 6-19. Format of Timer Output Level Register 0 (TOL0)

Address: F01	BCH, F	01BDH	After	reset:	0000H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOL0	0	0	0	0	0	0	0	0	0	TOL 06	TOL 05	TOL 04	TOL 03	TOL 02	TOL 01	TOL 00
	TOL					C	ontrol o	f timer o	output le	evel of c	channel	n				

0n	
0	Positive logic output (active-high)
1	Inverted output (active-low)

Caution Be sure to clear bits 15 to 7 to "0".

Remarks 1. If the value of this register is rewritten during timer operation, the timer output is inverted when the timer output signal changes next, instead of immediately after the register value is rewritten.

2. n = 0 to 6

(4) Serial communication operation setting register mn (SCRmn)

SCRmn is a communication operation setting register of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting SCRmn is prohibited when the register is in operation (when SEmn = 1).

SCRmn can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets this register to 0087H.

Figure 11-7. Format of Serial Communication Operation Setting Register mn (SCRmn) (1/3)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03), After reset: 0087H R/W F015CH, F015DH (SCR12), F015EH, F015FH (SCR13)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCRmn	TXE mn	RXE mn	DAP mn	CKP mn	0	EOC mn	PTC mn1	PTC mn0	DIR mn	0	SLC mn1	SLC mn0	0	DLS mn2	DLS mn1	DLS mn0

TXE	RXE	Setting of operation mode of channel n
mn	mn	
0	0	Does not start communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

DAP	CKP	Selection of data and clock phase in CSI mode	Туре						
mn	mn								
0	0		1						
		SOp <u>XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0</u>							
		SIp input timing							
0	1		2						
		SOp XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0							
		SIp input timing							
1	0		3						
		SOp XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0							
		SIp input timing							
1	1		4						
		SOp XD7XD6XD5XD4XD3XD2XD1XD0							
		Stp input timing							
Be sur	Be sure to set DAPmn, CKPmn = 0, 0 in the LIABT mode and simplified l^2 C mode								

Caution Be sure to clear bits 3, 6, and 11 to "0". Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 12, 13, p: CSI number (p = 00, 10)





- Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.
- **Remark** <1> to <6> in the figure correspond to <1> to <6> in **Figure 11-30 Timing Chart of Master Transmission (in Continuous Transmission Mode)**.

(2) Operation procedure



Figure 11-49. Initial Setting Procedure for Slave Transmission

Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.

11.7 Operation of Simplified I²C (IIC10) Communication

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This communication function is designed to execute single communication with devices such as EEPROM, flash memory, and A/D converter, and therefore, can be used only by the master and does not have a wait detection function. Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function^{Note} and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition
- [Interrupt function]
 - Transfer end interrupt

[Error detection flag]

<R>

- Overrun error
- Parity error (ACK error)
- * [Functions not supported by simplified I²C]
 - Slave transmission, slave reception
 - Arbitration loss detection function
 - Wait detection function

Remark To use an I²C bus of full function, see CHAPTER 12 SERIAL INTERFACE IICO.

The channels supporting simplified I²C (IIC10) are channel 2 of SAU0.

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	-
	1	-		-
	2	CSI10	UART1	IIC10
	3	-	-	-
1	0	_	_	_
	1	-	-	-
	2	-	UART3 (supporting LIN-bus)	-
	3	_		_

Simplified I²C (IIC10) performs the following four types of communication operations.

• Address field transmission (See 11.7.1.)

- Data transmission (See 11.7.2.)
- Data reception (See **11.7.3**.)
- Stop condition generation (See 11.7.4.)

Note An ACK is not output when the last data is being received by writing 0 to the SOE02 (SOE0 register) bit and stopping the output of serial communication data. See **11.7.3 (2)** Processing flow for details.

12.3 Registers to Controlling Serial Interface IIC0

Serial interface IIC0 is controlled by the following eight registers.

- Peripheral enable register 0 (PER0)
- IIC control register 0 (IICC0)
- IIC flag register 0 (IICF0)
- IIC status register 0 (IICS0)
- IIC clock select register 0 (IICCL0)
- IIC function expansion register 0 (IICX0)
- Port mode register 6 (PM6)
- Port register 6 (P6)

(1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial interface IIC0 is used, be sure to set bit 4 (IIC0EN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12-5. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W

Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCEN	0	ADCEN	IIC0EN	SAU1EN	SAU0EN	0	TAU0EN

IIC0EN	Control of serial interface IIC0 input clock
0	Stops supply of input clock.SFR used by serial interface IIC0 cannot be written.Serial interface IIC0 is in the reset status.
1	Supplies input clock. SFR used by serial interface IIC0 can be read/written.

- Cautions 1. When setting serial interface IIC0, be sure to set IIC0EN to 1 first. If IIC0EN = 0, writing to a control register of serial interface IIC0 is ignored, and, even if the register is read, only the default value is read (except for port mode register 6 (PM6) and port register 6 (P6)).
 - 2. Be sure to clear bits 1 and 6 of PER0 register to 0.

(2) IIC control register 0 (IICC0)

This register is used to enable/stop I²C operations, set wait timing, and set other I²C operations.

IICC0 can be set by a 1-bit or 8-bit memory manipulation instruction. However, set the SPIE0, WTIM0, and ACKE0 bits while IICE0 bit = 0 or during the wait period. These bits can be set at the same time when the IICE0 bit is set from "0" to "1".

Reset signal generation clears this register to 00H.



Figure 18-2. Timing of Reset by RESET Input



Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.



		Wa accu	ait for oscillation racy stabilization		
Internal high-speed oscillation clock				In the second seco	oftware
High-speed system clock (when X1 oscillation is selected)					ntware
CPU status	Normal operation	 Reset period (oscillation stop) 	eset processing.	Normal operation (internal high-speed oscillation cloc	ck)
Execution of illegal instruction/ watchdog timer overflow		(100 ns (TYP.))	61 to 162µs)		,
Internal reset signal		\/			
Port pin (except P130)		}	Hi-Z		
Port pin (P130)		\		Note	

Note Set P130 to high-level output by software.

Caution A watchdog timer internal reset resets the watchdog timer.

Remark When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.

Standard Products

(2) Serial interface: Serial array unit (6/18)

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for SDA10 and the normal output mode for SCL10 by using the PIM0 and POM0 registers.
- $\label{eq:Remarks 1.} \begin{array}{ll} R_b[\Omega]: Communication line (SDA10) \mbox{ pull-up resistance}, \\ C_b[F]: \mbox{ Communication line (SCL10, SDA10) load capacitance} \end{array}$
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKS02 bit of the SMR02 register.)

(2) Serial interface: Serial array unit (11/18)

<R>

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

(f) During Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCK10... internal clock output) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkCY1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	400 Note 1			ns
		C_b = 30 pF, R_b = 1.4 k Ω				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	800 Note 1			ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$				
SCK10 high-level width	tкнı	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	tксү1/2 – 75			ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	tксү1/2 –			ns
		$C_b=30 \text{ pF}, R_b=2.7 \text{k}\Omega$	170			
SCK10 low-level width	t ĸ∟1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	tксү1/2 – 20			ns
		$C_b=30 \text{ pF}, R_b=1.4 \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	tксү1/2 – 35			ns
		$C_{\rm b}=30~pF,~R_{\rm b}=2.7~k\Omega$				
SI10 setup time	tsik1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	150			ns
(to SCK10↑) ^{Note 2}		$C_b=30 \text{ pF}, R_b=1.4 \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	275			ns
		$C_b=30 \text{ pF}, R_b=2.7 k\Omega$				
SI10 hold time	tksi1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	30			ns
(from SCK10↑) Note 2		$C_{\rm b}=30~pF,~R_{\rm b}=1.4~k\Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	30			ns
		$C_{\rm b}=30~pF,~R_{\rm b}=2.7~k\Omega$				
Delay time from $\overline{\text{SCK10}} {\downarrow}$ to	tkso1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$			120	ns
SO10 output Note 2		$C_b=30 \text{ pF}, R_b=1.4 \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$			215	ns
		$C_b = 30 \text{ pF}, \text{R}_b = 2.7 \text{k}\Omega$				

Notes 1. The value must also be 4/fcLK or more.

2. When DAP02 = 0 and CKP02 = 0, or DAP02 = 1 and CKP02 = 1.

Caution Select the TTL input buffer for SI10 and the N-ch open drain output (VDD tolerance) mode for SO10 and SCK10 by using the PIM0 and POM0 registers.

Remarks 1. $R_b[\Omega]$:Communication line ($\overline{SCK10}$, SO10) pull-up resistance,

Cb[F]: Communication line (SCK10, SO10) load capacitance, Vb[V]: Communication line voltage

2. V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

 $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V;~V_{\text{IH}}$ = 2.2 V, VIL = 0.8 V

 $2.7~V \leq V_{\text{DD}} \leq 4.0~V,~2.3~V \leq V_{\text{b}} \leq 2.7~V;~V\text{ih}$ = 2.0 V, ViL = 0.5 V

3. CSI00 cannot communicate at different potential. Use CSI10 for communication at different potential.

Standard Products

(2) Serial interface: Serial array unit (18/18)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for SDA10 and the N-ch open drain output (VDD tolerance) mode for SCL10 by using the PIM0 and POM0 registers.

Remark R_b[Ω]:Communication line (SDA10, SCL10) pull-up resistance, V_b[V]: Communication line voltage

APPENDIX B LIST OF CAUTIONS

This appendix lists the cautions described in this document. "Classification (hard/soft)" in the table is as follows.

Hard: Cautions for microcontroller internal/external hardware Soft: Cautions for software such as register settings or programs

					<u>(1/3</u>	3)
Chapter	Classification	Function	Details of Function	Cautions	Page	9
pter 1	Hard	Outline	AVss, EVss, Vss	Make AVss, EVss the same potential as Vss.	pp.21, 22	
Cha			EVDD, VDD	Make EV _{DD} the same potential as V _{DD} .	pp.21, 22	
			REGC	Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).	pp.21, 22	
			P20/ANI0 to P27/ANI7	P20/ANI0 to P27/ANI7 are set as analog inputs in the order of P27/ANI7,, P20/ANI0 by the A/D port configuration register (ADPC). When using P20/ANI0 to P27/ANI7 as analog inputs, start designing from P27/ANI7 (see 10.3 (6) A/D port configuration register (ADPC) for details).	pp.21, 22	
Chapter 2	Soft	Pin functions	P02/SO10/TxD1, P04/SCK10/ SCL10	To use P02/SO10/TxD1 and P04/SCK10/SCL10 as general-purpose ports, set serial communication operation setting register 02 (SCR02) to the default status (0087H). In addition, clear port output mode register 0 (POM0) to 00H.	p.34	
			P10/SCK00, P12/SO00/TxD0	To use P10/SCK00 and P12/SO00/TxD0 as general-purpose ports, set serial communication operation setting register 00 (SCR00) to the default status (0087H).	p.35	
			RTCCL, RTCDIV	Do not enable outputting RTCCL and RTCDIV at the same time.	p.35	
	ard		ANI0/P20 to	ANI0/P20 to ANI7/P27 are set in the digital input (general-purpose port) mode after	p.35	
	Ξ		ANI7/P27	release of reset.		
			P40/TOOL0	The function of the P40/TOOL0 pin varies as described in (a) to (c) below.	pp.36,	
				In the case of (b) or (c), make the specified connection.	37	
				 (a) In normal operation mode and when on-chip debugging is disabled (OCDENSET = 0) by an option byte (000C3H) 		
				=> Use this pin as a port pin (P40).		
				 (b) In normal operation mode and when on-chip debugging is enabled (OCDENSET = 1) by an option byte (000C3H) 		
				=> Connect this pin to EV _{DD} via an external resistor, and always input a high level to the pin before reset release.		
				(c) When on-chip debug function is used, or in write mode of flash memory programmer		
				 => Use this pin as TOOL0. Directly connect this pin to the on-chip debug emulator or a flash memory programmer, or pull it up by connecting it to EV_{DD} via an external resistor. 		
			REGC	Keep the wiring length as short as possible for the broken-line part in the above figure.	p.40	
iter 3	Soft	Memory	PMC: Processor	Set PMC only once during the initial settings prior to operating the DMA controller.	p.56	
hap		space	register	After setting PMC, wait for at least one instruction and access the mirror area	n 56	
Ō				When the μ DD78E1142 or 78E1142A is used to suite to set bit 0 (MAA) of this	p.50	
				register to 0.	p.50	

					(30/3	33)
Chapter	Classification	Function	Details of Function	Cautions	Page	
Chapter 27	Soft	Electrical specifications (standard products)	During communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCK10 internal clock output)	Select the TTL input buffer for SI10 and the N-ch open-drain output (V _{DD} tolerance) mode for SO10 and $\overline{SCK10}$ by using the PIM0 and POM0 registers.	pp.741, 742, 743	3
			During communication at different potential (2.5 V, 3 V) (CSI mode) (slave mode, SCK10 external clock input)	Select the TTL input buffer for SI10 and $\overline{SCK10}$ and the N-ch open-drain output (V _{DD} tolerance) mode for SO10 by using the PIM0 and POM0 registers.	pp.745, 746	
			During communication at different potential (2.5 V, 3 V) (simplified I ² C mode)	Select the TTL input buffer and the N-ch open-drain output (V _{DD} tolerance) mode for SDA10 and the N-ch open-drain output (V _{DD} tolerance) mode for SCL10 by using the PIM0 and POM0 registers.	pp.747, 748	
Chapter 28	Hard	Electrical specifications ((A) grade products)	_	The 78K0R/KE3 has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. NEC Electronics is not liable for problems occurring when the on-chip debug function is used.	p.758	
			Absolute maximum ratings	Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.	pp.758, 759	
			X1 oscillator characteristics	 When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance. Keep the wiring length as short as possible. Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows. Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows. Do not fetch signals from the oscillator. 	p.760	