



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0R
Core Size	16-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	50
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1144agb-gah-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.3.4 Register direct addressing

[Function]

Register direct addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register direct addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.







Figure 4-5. Block Diagram of P03 and P04

- P0: Port register 0
- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- PIM0: Port input mode register 0
- POM0: Port output mode register 0
- RD: Read signal
- WR××: Write signal

4.2.2 Port 1

Port 1 is an 8-bit I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

This port can also be used for external interrupt request input, serial interface data I/O, clock I/O, timer I/O, and real-time counter clock output.

Reset signal generation sets port 1 to input mode.

Figures 4-7 to 4-11 show block diagrams of port 1.

- Cautions 1. To use P10/SCK00 P11/SI00/RxD0 P12/SO00/TxD0, P13/TxD3, or P14/RxD3 as a generalpurpose port, note the serial array unit setting. For details, refer to the following tables.
 - Table 11-5 Relationship Between Register Settings and Pins (Channel 0 of Unit 0: CSI00, UART0 Transmission)
 - Table 11-6 Relationship Between Register Settings and Pins (Channel 1 of Unit 0: UART0 Reception)
 - Table 11-9 Relationship Between Register Settings and Pins (Channel 2 of Unit 1: UART3 Transmission)
 - Table 11-10 Relationship Between Register Settings and Pins (Channel 3 of Unit 1: UART3 Reception)
 - 2. To use P16/TI01/TO01/INTP5 or P17/TI02/TO02 as a general-purpose port, set bits 1 and 2 (TO01, TO02) of timer output register 0 (TO0) and bits 1 and 2 (TOE01, TOE02) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.
 - To use P15/RTCDIV/RTCCL as a general-purpose port, set bit 4 (RCLOE0) of real-time counter control register 0 (RTCC0) and bit 6 (RCLOE2) of real-time counter control register 2 (RTCC2) to "0", which is the same as their default status settings.

4.2.6 Port 5

Port 5 is an 6-bit I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). When the P50 to P55 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

This port can also be used for external interrupt request input.

Reset signal generation sets port 5 to input mode.

Figures 4-18 and 4-19 show block diagrams of port 5.





- P5: Port register 5
- PU5: Pull-up resistor option register 5
- PM5: Port mode register 5
- RD: Read signal
- WR××: Write signal

EVDD WRPU Ş PU5 PU52 to PU55 🗝 P-ch RD Selector Internal bus WRPORT P5 Output latch (P52 to P55) - P52 to P55 WRPM PM5 PM52 to PM55

Figure 4-19. Block Diagram of P52 to P55

- P5: Port register 5
- PU5: Pull-up resistor option register 5
- PM5: Port mode register 5
- RD: Read signal
- WR××: Write signal

5.4.3 Internal high-speed oscillator

The internal high-speed oscillator is incorporated in the 78K0R/KE3 (8 MHz (TYP.)). Oscillation can be controlled by bit 0 (HIOSTOP) of the clock operation status control register (CSC).

After a reset release, the internal high-speed oscillator automatically starts oscillation.

5.4.4 Internal low-speed oscillator

The internal low-speed oscillator is incorporated in the 78K0R/KE3.

The internal low-speed oscillation clock is used only as the watchdog timer clock. The internal low-speed oscillation clock cannot be used as the CPU clock.

After a reset release, the internal low-speed oscillator automatically starts oscillation, and the watchdog timer is driven (240 kHz (TYP.)) if the watchdog timer operation is enabled by the option byte.

The internal low-speed oscillator continues oscillation except when the watchdog timer stops. When the watchdog timer operates, the internal low-speed oscillation clock does not stop, even in case of a program loop.

5.4.5 Prescaler

The prescaler generates CPU/peripheral hardware clock by dividing the main system clock and subsystem clock.

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (4/4)

<R> (9) CPU clock changing from subsystem clock (D) to high-speed system clock (C)

(Setting sequence of SFR registers)						
Setting Flag of SFR Register Status Transition	OSTS Register	CSC Register	OSMC Register	OSTC Register	Cł Reg	(C ister
		MSTOP	FSEL		MCM0	CSS
$(D) \to (C)$	Note 1	0	0	Must be	1	0
(X1 clock: 2 MHz \leq fx \leq 10 MHz)				checked		
$(D) \to (C)$	Note 1	0	1 Note 2	Must be	1	0
(X1 clock: 10 MHz < fx \leq 20 MHz)				checked		
$(D) \to (C)$	Note 1	0	0/1	Must not be	1	0
(external main clock)				checked		

Unnecessary if the CPU is operating with the high-speed system clock

Unnecessary if these registers are already set

- Desired OSTC oscillation stabilization time \leq Oscillation stabilization time set by OSTS
- **2.** FSEL = 1 when $f_{CLK} > 10 \text{ MHz}$

If a divided clock is selected and fcLK \leq 10 MHz, use with FSEL = 0 is possible even if fx > 10 MHz.

- Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) and CHAPTER 28 ELECTRICAL SPECIFICATIONS ((A) GRADE PRODUCTS)).
- (10) HALT mode (E) set while CPU is operating with internal high-speed oscillation clock (B)
 - HALT mode (F) set while CPU is operating with high-speed system clock (C)
 - HALT mode (G) set while CPU is operating with subsystem clock (D)

Status Transition	Setting
$(B) \to (E)$	Executing HALT instruction
$(C) \to (F)$	
$(D) \to (G)$	

- <R> (11) STOP mode (H) set while CPU is operating with internal high-speed oscillation clock (B)
 - STOP mode (I) set while CPU is operating with high-speed system clock (C)

	Setting sequence)			
Status Trans	tion	Setting		
$(B) \to (H)$		Stopping peripheral	_	Executing STOP
$(C) \to (I)$	In X1 oscillation	functions that cannot operate in STOP mode	Sets the OSTS register	instruction
	External clock		-	

Remark (A) to (I) in Table 5-4 correspond to (A) to (I) in Figure 5-15.

Notes 1. Set the oscillation stabilization time as follows.

Figure 6-22. Format of Noise Filter Enable Register 1 (NFEN1)

Address: F00	61H After re	eset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
NFEN1	0	TNFEN06	TNFEN05	TNFEN04	TNFEN03	TNFEN02	TNFEN01	TNFEN00

TNFEN06	Enable/disable using noise filter of TI06/TO06/P06 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN05	Enable/disable using noise filter of TI05/TO05/P05 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN04	Enable/disable using noise filter of TI04/TO04/P42 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN03	Enable/disable using noise filter of TI03/TO03/INTP4/P31 pin input signal	
0	Noise filter OFF	
1	Noise filter ON	

TNFEN02	Enable/disable using noise filter of TI02/TO02/P17 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN01	Enable/disable using noise filter of TI01/TO01/INTP5/P16 pin input signal	
0	Noise filter OFF	
1	Noise filter ON	

TNFEN00	Enable/disable using noise filter of TI00/P00 pin input signal
0	Noise filter OFF
1	Noise filter ON

Caution Be sure to clear bits 7 to "0".



Figure 6-45. Example of Set Contents of Registers When Frequency Divider Is Used

8.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte (000C0H). The outline of the window is as follows.

- If "ACH" is written to WDTE during the window open period, the watchdog timer is cleared and starts counting again.
- Even if "ACH" is written to WDTE during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is 25%



Caution When data is written to WDTE for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

The window open period to be set is as follows.

WINDOW1	WINDOW0	Window Open Period of Watchdog Timer
0	0	25%
0	1	50%
1	0	75%
1	1	100%

Table 8-4. Setting Window Open Period of Watchdog Timer

- Cautions 1. The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.
 - 2. When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period is 100% regardless of the values of WINDOW1 and WINDOW0.
 - 3. Do not set the window open period to 25% if the watchdog timer corresponds to either of the conditions below.
 - When used at a supply voltage (VDD) below 2.7 V.
 - When stopping all main system clocks (internal high-speed oscillation clock, X1 clock, and external main system clock) by use of the STOP mode or software.
 - Low-power consumption mode





A/D conversion operations are performed continuously until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset (0) by software.

If a write operation is performed to the analog input channel specification register (ADS) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS bit is set (1), conversion starts again from the beginning.

Reset signal generation clears the A/D conversion result register (ADCR, ADCRH) to 0000H or 00H.

Figure 11-2 shows the block diagram of serial array unit 1.





(4) Serial communication operation setting register mn (SCRmn)

SCRmn is a communication operation setting register of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting SCRmn is prohibited when the register is in operation (when SEmn = 1).

SCRmn can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets this register to 0087H.

Figure 11-7. Format of Serial Communication Operation Setting Register mn (SCRmn) (1/3)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03), After reset: 0087H R/W F015CH, F015DH (SCR12), F015EH, F015FH (SCR13)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCRmn	TXE mn	RXE mn	DAP mn	CKP mn	0	EOC mn	PTC mn1	PTC mn0	DIR mn	0	SLC mn1	SLC mn0	0	DLS mn2	DLS mn1	DLS mn0

TXE	RXE	Setting of operation mode of channel n
mn	mn	
0	0	Does not start communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

DAP	CKP	Selection of data and clock phase in CSI mode Type				
mn	mn					
0	0		1			
		SOp <u>XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0</u>				
		SIp input timing				
0	1		2			
		SOp XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0				
		SIp input timing				
1	0		3			
		SOp XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0				
		SIp input timing				
1	1		4			
		SOp XD7XD6XD5XD4XD3XD2XD1XD0				
		Stp input timing				
Be sur	e to set	DAPmn. CKPmn = 0. 0 in the UART mode and simplified I^2 C mode.				

Caution Be sure to clear bits 3, 6, and 11 to "0". Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 12, 13, p: CSI number (p = 00, 10)

(2) Baud rate error during transmission

The baud rate error of UART (UART0, UART1, UART3) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Baud rate error) = (Calculated baud rate value) \div (Target baud rate) \times 100 - 100 [%]

Here is an example of setting a UART baud rate at $f_{CLK} = 20$ MHz.

UART Baud Rate	fclk = 20 MHz							
(Target Baud Rate)	Operation Clock (MCK)	SDRmn[15:9]	Calculated Baud Rate	Error from Target Baud Rate				
300 bps	fclк/2 ⁹	64	300.48 bps	+0.16 %				
600 bps	fc∟ĸ/2 ⁸	64	600.96 bps	+0.16 %				
1200 bps	fclĸ/2 ⁷	64	1201.92 bps	+0.16 %				
2400 bps	fclĸ/2 ⁶	64	2403.85 bps	+0.16 %				
4800 bps	fc∟ĸ/2⁵	64	4807.69 bps	+0.16 %				
9600 bps	fc∟ĸ/2⁴	64	9615.38 bps	+0.16 %				
19200 bps	fclĸ/2³	64	19230.8 bps	+0.16 %				
31250 bps	fclĸ/2³	39	31250.0 bps	±0.0 %				
38400 bps	fclĸ/2²	64	38461.5 bps	+0.16 %				
76800 bps	fclk/2	64	76923.1 bps	+0.16 %				
153600 bps	fclк	64	153846 bps	+0.16 %				
312500 bps	fclk	31	312500 bps	±0.0 %				

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 12

Figure 12-6. Format of IIC Control Register 0 (IICC0) (1/4)

Address: Fl	FF52H A	After reset: 00	H R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICC0	IICE0	LREL0	WREL0	SPIE0	WTIMO	ACKE0	STT0	SPT0

IICE0	l ² C operation enable					
0	Stop operation. Reset IIC status register 0 (IICS0) ^{№00 1} . Stop internal operation.					
1	Enable operation.					
Be sure to s	Be sure to set this bit (1) while the SCL0 and SDA0 lines are at high level.					
Condition for	or clearing (IICE0 = 0)	Condition for setting (IICE0 = 1)				
Cleared bReset	y instruction	Set by instruction				

LREL0 ^{Note 2}	Exit from communications					
0	Normal operation					
1	This exits from the current communications and sets standby mode. This setting is automatically cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCL0 and SDA0 lines are set to high impedance. The following flags of IIC control register 0 (IICC0) and IIC status register 0 (IICS0) are cleared to 0. • STT0 • SPT0 • MSTS0 • EXC0 • COI0 • TRC0 • ACKD0 • STD0					
The standb conditions a • After a sto • An addres	 The standby mode following exit from communications remains in effect until the following communications entry conditions are met. After a stop condition is detected, restart is in master mode. An address match or extension code reception occurs after the start condition. 					
Condition for	ndition for clearing (LREL0 = 0) Condition for setting (LREL0 = 1)					
 Automatic 	ally cleared after execution	Set by instruction				

WREL0 ^{Note 2}	Wait cancellation					
0	Do not cancel wait					
1	Cancel wait. This setting is automatically cleared after wait is canceled.					
When WRE 1), the SDA	When WREL0 is set (wait canceled) during the wait period at the ninth clock pulse in the transmission status (TRC0 = 1), the SDA0 line goes into the high impedance state (TRC0 = 0).					
Condition for	or clearing (WREL0 = 0)	Condition for setting (WREL0 = 1)				
AutomaticReset	ally cleared after execution	Set by instruction				

- **Notes 1.** The IICS0 register, the STCF and IICBSY bits of the IICF0 register, and the CLD0 and DAD0 bits of the IICCL0 register are reset.
 - 2. The signal of this bit is invalid while IICE0 is 0.
- Caution The start condition is detected immediately after I^2C is enabled to operate (IICE0 = 1) while the SCL0 line is at high level and the SDA0 line is at low level. Immediately after enabling I^2C to operate (IICE0 = 1), set LREL0 (1) by using a 1-bit memory manipulation instruction.

Reset

(1) DMA mode control register n (DMCn)

DMCn is a register that is used to set a transfer mode of DMA channel n. It is used to select a transfer direction, data size, setting of pending, and start source. Bit 7 (STGn) is a software trigger that starts DMA. Rewriting bits 6, 5, and 3 to 0 of DMCn is prohibited during operation (when DSTn = 1). DMCn can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 14-4. Format of DMA Mode Control Register n (DMCn) (1/2)

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W

Symbol	<7>	<6>	<5>	<4>	3	2	1	0
DMCn	STGn	DRSn	DSn	DWAITn	IFCn3	IFCn2	IFCn1	IFCn0

STGn ^{Note 1}	DMA transfer start software trigger				
0	o trigger operation				
1	DMA transfer is started when DMA operation is enabled (DENn = 1).				
DMA transfer is performed once by writing 1 to STGn when DMA operation is enabled (DENn = 1). When this bit is read, 0 is always read.					

DRSn	Selection of DMA transfer direction
0	SFR to internal RAM
1	Internal RAM to SFR

DSn	Specification of transfer data size for DMA transfer
0	8 bits
1	16 bits

DWAITn Note 2	Pending of DMA transfer			
0	Executes DMA transfer upon DMA start request (not held pending).			
1	Holds DMA start request pending if any.			
DMA transfer that has been held pending can be started by clearing the value of DWAITn to 0. It takes 2 clocks to actually hold DMA transfer pending when the value of DWAITn is set to 1.				

Notes 1. The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 values.

2. When DMA transfer is held pending while using both DMA channels, be sure to hold the DMA transfer pending for both channels (by setting DWAIT0 and DWAIT1 to 1).

Remark n: DMA channel number (n = 0, 1)

14.5 Example of Setting of DMA Controller

14.5.1 CSI consecutive transmission

A flowchart showing an example of setting for CSI consecutive transmission is shown below.

- Consecutive transmission (256 bytes) of CSI00
- DMA channel 0 is used for DMA transfer.
- DMA start source: INTCSI00 (software trigger (STG0) only for the first start source)
- Interrupt of CSI00 is specified by IFC03 to IFC00 (bits 3 to 0 of the DMC0 register) = 0110B.
- <R> Transfers FF100H to FF1FFH (256 bytes) of RAM to FFF10H of the data register (SIO00) of CSI.





Checking reset source

Note The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

23.9 Flash Memory Programming by Self-Programming

The 78K0R/KE3 supports a self-programming function that can be used to rewrite the flash memory via a user program. Because this function allows a user application to rewrite the flash memory by using the 78K0R/KE3 self-programming library, it can be used to upgrade the program in the field.

If an interrupt occurs during self-programming, self-programming can be temporarily stopped and interrupt servicing can be executed. If an unmasked interrupt request is generated in the EI state, the request branches directly from the self-programming library to the interrupt routine. After the self-programming mode is later restored, self-programming can be resumed. However, the interrupt response time is different from that of the normal operation mode.

- **Remark** For details of the self-programming function and the 78K0R/KE3 self-programming library, refer to **78K0R Microcontroller Self Programming Library Type01 User's Manual (U18706E)**.
- Cautions 1. The self-programming function cannot be used when the CPU operates with the subsystem clock.
 - 2. In the self-programming mode, call the self-programming start library (FlashStart).
 - 3. To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the EI instruction, and then execute the self-programming library.
 - 4. The self-programming function is disabled in the low consumption current mode. For details of the low consumption current mode, see CHAPTER 21 REGULATOR.
 - 5. Disable DMA operation (DENn = 0) during the execution of self programming library functions.

					(2/33)			
Chapter	Classification	Function	Details of Function	Cautions	Pag	e		
ter 3	Soft	Memory	Internal data	It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area	p.56			
nap		space	memory space	While using the colf programming function, the grap of EEE20U to EEEEU connect	n 56	_		
ō				be used as a stack momenty. Furthermore, the areas of FCE00H to FDEFEH cannot	p.50			
				be used with the uPD79E1146 and 79E1146A				
			SER: Special	Do not access addresses to which SEBs are not assigned	nn 57			
			function register	be not access addresses to which of his are not assigned.	69.57,			
			area		00			
			2nd SFR:	Do not access addresses to which extended SFR is not assigned.	pp.57.			
			Extended		74			
			special function					
			register					
		Processor	SP: Stack	Since reset signal generation makes the SP contents undefined, be sure to initialize	p.64			
		registers	pointer	the SP before using the stack.				
				The values of the stack pointer must be set to even numbers. If odd numbers are	p.64			
				specified, the least significant bit is automatically cleared to 0.				
				It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space as a	p.64			
				stack area.				
				While using the self-programming function, the area of FFE20H to FFEFFH cannot	p.64			
				be used as a stack memory. Furthermore, the areas of FCF00H to FD6FFH cannot				
				be used with the μ PD78F1146 and 78F1146A.				
			General-purpose	It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for	p.65			
_	L.		registers	fetching instructions or as a stack area.				
ter 4	Sof	Port	P01/T000,	To use P01/T000, P05/T105/T005, or P06/T106/T006 as a general-purpose port, set	p.96	ш		
lapi		functions	P05/1105/1005,	bits 0, 5, and 6 (1000, 1005, 1006) of timer output register 0 (100) and bits 0, 5, and				
ò			P06/1106/1006	6 (TOE00, TOE05, TOE06) of timer output enable register 0 (TOE0) to 0, which is				
				To use $P02/SO10/TxD1$ $P03/S110/RyD1/SDA10$ or $P01/SCK10/SCI 10$ as a	n 96			
			P02/S010/TxD1,	appendix on the serial array unit 0 setting. For details refer to the	p.90	Ч		
			SDA10	following tables				
			P04/SCK10/	Table 11-7 Relationship Between Register Settings and Pins (Channel 2 of Unit 0:				
			SCL10	CSI10, UART1 Transmission, IIC10)				
				• Table 11-8 Relationship Between Register Settings and Pins (Channel 3 of Unit 0:				
				UART1 Reception)				
			P10/SCK00/,	To use P10/SCK00, P11/SI00/RxD0, P12/SO00/TxD0, P13/TxD3, or P14/RxD3 as a	p.101			
			P11/SI00/RxD0,	general-purpose port, note the serial array unit setting. For details, refer to the				
			P12/SO00/TxD0	following tables.				
			P13/TxD3,	• Table 11-5 Relationship Between Register Settings and Pins (Channel 0 of Unit 0:				
			P14/RxD3	CSI00, UART0 Transmission)				
				• Table 11-6 Relationship Between Register Settings and Pins (Channel 1 of Unit 0:,				
1				UART0 Reception)				
				• Table 11-9 Relationship Between Register Settings and Pins (Channel 2 of Unit 1:				
				UART3 Transmission)				
				• Table 11-10 Relationship Between Register Settings and Pins (Channel 3 of Unit 1:				
				UARTS Reception)				