

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0R
Core Size	16-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I²C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	50
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFBGA
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1146af1-an1-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-1. Pin I/O Circuit List (2/2)

Address	Special F	Special Function Register (SFR) Name Symbol					Manipulable Bit Range		
						1-bit	8-bit	16-bit	
FFF00H	Port register 0		P0		R/W	\checkmark	\checkmark	I	00H
FFF01H	Port register 1		P1		R/W	\checkmark	\checkmark	-	00H
FFF02H	Port register 2		P2		R/W	\checkmark	\checkmark	-	00H
FFF03H	Port register 3		P3		R/W	\checkmark	\checkmark	-	00H
FFF04H	Port register 4		P4		R/W	\checkmark	\checkmark	-	00H
FFF05H	Port register 5		P5		R/W	\checkmark	\checkmark	-	00H
FFF06H	Port register 6		P6		R/W	\checkmark	\checkmark	-	00H
FFF07H	Port register 7		P7		R/W	\checkmark	\checkmark	-	00H
FFF0CH	Port register 12		P12		R/W	\checkmark	\checkmark	-	Undefined
FFF0DH	Port register 13		P13		R/W	\checkmark	\checkmark	-	00H
FFF0EH	Port register 14		P14		R/W	\checkmark	\checkmark	-	00H
FFF10H	Serial data regis	ster 00	TXD0/ SIO00	SDR00	R/W	-	\checkmark	\checkmark	0000H
FFF11H			-			-	_		
FFF12H	Serial data regis	ster 01	RXD0	SDR01	R/W	-	\checkmark	\checkmark	0000H
FFF13H			-			-	1		
FFF14H	Serial data regis	ster 12	TXD3	SDR12	R/W	-	\checkmark	\checkmark	0000H
FFF15H			-			-	-		
FFF16H	Serial data regis	ster 13	RXD3	SDR13	R/W	-	\checkmark	\checkmark	0000H
FFF17H			-			-	-		
FFF18H	Timer data regis	ster 00	TDR00		R/W	-	-	\checkmark	0000H
FFF19H									
FFF1AH	Timer data regis	ster 01	TDR01		R/W	-	-	\checkmark	0000H
FFF1BH									
FFF1EH	10-bit A/D conv	ersion result register	ADCR		R	-	-	\checkmark	0000H
FFF1FH		8-bit A/D conversion result register	ADCRH		R	-	\checkmark	-	00H
FFF20H	Port mode regis	ter 0	PM0		R/W	\checkmark	\checkmark	-	FFH
FFF21H	Port mode regis	ter 1	PM1		R/W	\checkmark	\checkmark	-	FFH
FFF22H	Port mode regis	ter 2	PM2		R/W	\checkmark	\checkmark	-	FFH
FFF23H	Port mode regis	ter 3	PM3		R/W	\checkmark	\checkmark	-	FFH
FFF24H	Port mode regis	ter 4	PM4		R/W	\checkmark	\checkmark	-	FFH
FFF25H	Port mode regis	ter 5	PM5		R/W	\checkmark	\checkmark	_	FFH
FFF26H	Port mode regis	ter 6	PM6		R/W	\checkmark	\checkmark	-	FFH
FFF27H	Port mode regis	ter 7	PM7		R/W	\checkmark	\checkmark	_	FFH
FFF2CH	Port mode regis	ter 12	PM12		R/W	\checkmark	\checkmark	_	FFH
FFF2EH	Port mode regis	ter 14	PM14		R/W	\checkmark	\checkmark	-	FFH

Table 3-5. SFR List (1/5)

Address	Special Function Register (SFR) Name	Sym	Ibol	R/W	Manipu	ulable Bit	Range	After Reset
		-			1-bit	8-bit	16-bit	
F0118H	Serial communication operation setting register 00	SCR00		R/W	-	-		0087H
F0119H								
F011AH	Serial communication operation setting register 01	SCR01		R/W	-	_		0087H
F011BH								
F011CH	Serial communication operation setting register 02	SCR02		R/W	-	_		0087H
F011DH								
F011EH	Serial communication operation setting register 03	SCR03		R/W	-	_	\checkmark	0087H
F011FH								
F0120H	Serial channel enable status register 0	SE0L	SE0	R	\checkmark	\checkmark	\checkmark	0000H
F0121H		-			-	-		
F0122H	Serial channel start register 0	SS0L	SS0	R/W	\checkmark	\checkmark		0000H
F0123H		-			-	_		
F0124H	Serial channel stop register 0	STOL	ST0	R/W	\checkmark	\checkmark	\checkmark	0000H
F0125H		-			-	_		
F0126H	Serial clock select register 0	SPS0L	SPS0	R/W	-	\checkmark		0000H
F0127H		-			-	_		
F0128H	Serial output register 0	SO0		R/W	-	-		0F0FH
F0129H								
F012AH	Serial output enable register 0	SOE0L	SOE0	R/W	\checkmark	\checkmark		0000H
F012BH		_			-	-		
F0134H	Serial output level register 0	SOLOL	SOL0	R/W	-	\checkmark	\checkmark	0000H
F0135H		-			-	-		
F0144H	Serial status register 12	SSR12L	SSR12	R	-	\checkmark		0000H
F0145H		-			-	-		
F0146H	Serial status register 13	SSR13L	SSR13	R	-	\checkmark	\checkmark	0000H
F0147H		-			_	-		
F014CH	Serial flag clear trigger register 12	SIR12L	SIR12	R/W	_	\checkmark	\checkmark	0000H
F014DH		-			-	-		
F014EH	Serial flag clear trigger register 13	SIR13L	SIR13	R/W	-	\checkmark	\checkmark	0000H
F014FH		-			-	-		
F0154H	Serial mode register 12	SMR12		R/W	-	-	\checkmark	0020H
F0155H								
F0156H	Serial mode register 13	SMR13		R/W	-	-	\checkmark	0020H
F0157H								
F015CH	Serial communication operation setting register 12	SCR12		R/W	-	-	\checkmark	0087H
F015DH								
F015EH	Serial communication operation setting register 13	SCR13		R/W	-	-	\checkmark	0087H
F015FH								
F0160H	Serial channel enable status register 1	SE1L	SE1	R	\checkmark	\checkmark	\checkmark	0000H
F0161H		_			_	_		
F0162H	Serial channel start register 1	SS1L	SS1	R/W	\checkmark	\checkmark	\checkmark	0000H
F0163H		_			_	_		

Table 3-6. Extended SFR (2nd SFR) List (2/4)



Figure 4-15. Block Diagram of P41

- P4: Port register 4
- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- RD: Read signal
- WR××: Write signal



Figure 4-24. Block Diagram of P121 and P122

CMC: Clock operation mode control register RD: Read signal

(1) Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122, XT1/P123, and XT2/P124 pins, and to select a gain of the oscillator.

CMC can be written only once by an 8-bit memory manipulation instruction after reset release. This register can be read by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-2. Format of Clock Operation Mode Control Register (CMC)

Address: FFFA0H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	0	OSCSELS	0	0	0	AMPH

	EXCLK	OSCSEL	High-speed system clock pin operation mode	igh-speed system clock X1/P121 pin X2/EX pin operation mode			
ĺ	0	0	Input port mode	Input port			
ſ	0	1	X1 oscillation mode	Crystal/ceramic resonator connection			
ſ	1	0	Input port mode	Input port			
ĺ	1	1	External clock input mode	Input port	External clock input		

OSCSELS	Subsystem clock pin operation mode	XT1/P123 pin	XT2/P124 pin
0	Input port mode	Input port	
1	XT1 oscillation mode	Crystal resonator connect	tion

<R>

<R>

AMPH	Control of X1 clock oscillation frequency
0	$2 \text{ MHz} \le f_x \le 10 \text{ MHz}$
1	$10 \text{ MHz} < f_X \le 20 \text{ MHz}$

- Cautions 1. CMC can be written only once after reset release, by an 8-bit memory manipulation instruction.
 - 2. After reset release, set CMC before X1 or XT1 oscillation is started as set by the clock operation status control register (CSC).
 - 3. Be sure to set AMPH to 1 if the X1 clock oscillation frequency exceeds 10 MHz.
 - 4. It is recommended to set the default value (00H) to CMC after reset release, even when the register is used at the default value, in order to prevent malfunctioning during a program loop.

Remark fx: X1 clock oscillation frequency

5.6.4 Example of controlling internal low-speed oscillation clock

The internal low-speed oscillation clock cannot be used as the CPU clock. Used only as the watchdog timer clock.

The internal low-speed oscillator automatically starts oscillation after a reset release, and the watchdog timer is driven (240 kHz (TYP.)) if the watchdog timer operation is enabled by the option byte.

The internal low-speed oscillator continues oscillation except when the watchdog timer stops. When the watchdog timer operates, the internal low-speed oscillation clock does not stop even in case of a program loop.

(1) Example of setting procedure when stopping the internal low-speed oscillation clock

The internal low-speed oscillation clock can be stopped in the following two ways.

- Stop the watchdog timer in the HALT/STOP mode by the option byte (bit 0 (WDSTBYON) of 000C0H = 0), and execute the HALT or STOP instruction.
- Stop the watchdog timer by the option byte (bit 4 (WDTON) of 000C0H = 0).
- (2) Example of setting procedure when restarting oscillation of the internal low-speed oscillation clock The internal low-speed oscillation clock can be restarted as follows.
 - Release the HALT or STOP mode

(only when the watchdog timer is stopped in the HALT/STOP mode by the option byte (bit 0 (WDSTBYON) of 000C0H) = 0) and when the watchdog timer is stopped as a result of execution of the HALT or STOP instruction).

6.8 Operation of Plural Channels of Timer Array Unit

6.8.1 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor. The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDR0n (master) + 1} × Count clock periodDuty factor [%] = {Set value of TDR0m (slave)}/{Set value of TDR0n (master) + 1} × 1000% output:Set value of TDR0m (slave) = 0000H100% output:Set value of TDR0m (slave) \geq {Set value of TDR0n (master) + 1}

Remark The duty factor exceeds 100% if the set value of TDR0m (slave) > (set value of TDR0n (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode and counts the periods. When the channel start trigger (TS0n) is set to 1, INTTM0n is output. TCR0n counts down starting from the loaded value of TDR0n, in synchronization with the count clock. When TCR0n = 0000H, INTTM0n is output. TCR0n loads the value of TDR0n again. After that, it continues the similar operation.

TCR0m of a slave channel operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TO0m pin. TCR0m of the slave channel loads the value of TDR0m, using INTTM0n of the master channel as a start trigger, and stops counting until the next start trigger (INTTM0n of the master channel) is input.

The output level of TO0m becomes active one count clock after generation of INTTM0n from the master channel, and inactive when TCR0m = 0000H.

- Caution To rewrite both TDR0n of the master channel and TDR0m of the slave channel, a write access is necessary two times. The timing at which the values of TDR0n and TDR0m are loaded to TCR0n and TRC0m is upon occurrence of INTTM0n of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTM0n of the master channel, the TO0m pin cannot output the expected waveform. To rewrite both TDR0n of the master and TDR0m of the slave, therefore, be sure to rewrite both the registers immediately after INTTM0n is generated from the master channel.
- **Remark** n = 0, 2, 4 m = n + 1



Figure 6-60. Block Diagram of Operation as One-Shot Pulse Output Function

7.4 Real-Time Counter Operation

7.4.1 Starting operation of real-time counter





Notes 1. First set RTCEN to 1, while oscillation of the subsystem clock (fsub) is stable.

<R>

<R>

- 2. Set up SUBCUD only if the watch error must be corrected. For details about how to calculate the correction value, see 7.4.8 Example of watch error correction of real-time counter.
- 3. Confirm the procedure described in 7.4.2 Shifting to STOP mode after starting operation when shifting to STOP mode without waiting for INTRTC = 1 after RTCE = 1.

(3) 10-bit A/D conversion result register (ADCR)

This register is a 16-bit register that stores the A/D conversion result. The lower 6 bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register. The higher 8 bits of the conversion result are stored in FFF1FH and the lower 2 bits are stored in the higher 2 bits of FFF1EH. ADCR can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 10-7. Format of 10-Bit A/D Conversion Result Register (ADCR)

Address: FFF1FH, FFF1EH After reset: 0000H R

Symbol	FFF1FH						 FFF1EH								
ADCR										0	0	0	0	0	0

Caution When writing to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.

(12) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 10-28. Internal Equivalent Circuit of ANIn Pin



Table 10-6. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREF	R1	C1	C2
$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	8.1 kΩ	8 pF	5 pF
$2.7~V \leq V_{\text{DD}} < 4.0~V$	31 kΩ	8 pF	5 pF
$2.3~V \leq V_{\text{DD}} < 2.7~V$	381 kΩ	8 pF	5 pF

Remarks 1. The resistance and capacitance values shown in Table 10-6 are not guaranteed values. **2.** n = 0 to 7

<R> (13) Starting the A/D converter

Start the A/D converter after the AVREF voltage stabilize.

(16) Port input mode registers 0 (PIM0)

This register set the input buffer of ports 0 in 1-bit units. PIM0 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

Figure 11-19. Format of Port Input Mode Registers 0 (PIM0)

Address F004	OH After re	eset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
PIM0	0	0	0	PIM04	PIM03	0	0	0
	PIM0n			P0n pin inpu	It buffer selection	on (n = 3, 4)		

PIM0n	P0n pin input buffer selection $(n = 3, 4)$
0	Normal input buffer
1	TTL input buffer

(17) Port output mode registers 0 (POM0)

This register set the output mode of ports 0 in 1-bit units.

POM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 11-20. Format of Port Output Mode Registers 0 (POM0)

Address F005	60H After re	set: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0	
POM0	0	0	0	POM04	POM03	POM02	0	0	
	POMOn			POn nin output huffor collection $(n - 2 \text{ to } 4)$					

POM0n	P0n pin output buffer selection (n = 2 to 4)
0	Normal output mode
1	N-ch open-drain output (VDD tolerance) mode

12.5.17 Communication operations

The following shows three operation procedures with the flowchart.

(1) Master operation in single master system

The flowchart when using the 78K0R/KE3 as the master in a single master system is shown below.

This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multimaster system

In the I²C bus multimaster system, whether the bus is released or used cannot be judged by the I²C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the 78K0R/KE3 takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the 78K0R/KE3 looses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when the 78K0R/KE3 is used as the I²C bus slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIIC0 interrupt occurrence (communication waiting). When an INTIIC0 interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing. By checking the flags, necessary communication processing is performed.

14.4.2 Transfer mode

The following four modes can be selected for DMA transfer by using bits 6 and 5 (DRSn and DSn) of the DMCn register.

DRSn	DSn	DMA Transfer Mode			
0	0 0 Transfer from SFR of 1-byte data (fixed address) to RAM (address is incremented by +1)				
0	1	Transfer from SFR of 2-byte data (fixed address) to RAM (address is incremented by +2)			
1	0	Transfer from RAM of 1-byte data (address is incremented by +1) to SFR (fixed address)			
1	1	Transfer from RAM of 2-byte data (address is incremented by +2) to SFR (fixed address)			

By using these transfer modes, up to 1024 bytes of data can be consecutively transferred by using the serial interface, data resulting from A/D conversion can be consecutively transferred, and port data can be scanned at fixed time intervals by using a timer.

14.4.3 Termination of DMA transfer

When DBCn = 00H and DMA transfer is completed, the DSTn bit is automatically cleared to 0. An interrupt request (INTDMAn) is generated and transfer is terminated.

When the DSTn bit is cleared to 0 to forcibly terminate DMA transfer, the DBCn and DRAn registers hold the value when transfer is terminated.

The interrupt request (INTDMAn) is not generated if transfer is forcibly terminated.

Remark n: DMA channel number (n = 0, 1)

14.5.5 UART consecutive reception + ACK transmission

- A flowchart illustrating an example of setting for UART consecutive reception + ACK transmission is shown below.
- Consecutively receives data from UART0 and outputs ACK to P10 on completion of reception.
- DMA channel 0 is used for DMA transfer.
- DMA start source: Software trigger (DMA transfer on occurrence of an interrupt is disabled.)
- Transfers FFF12H of UART receive data register 0 (RXD0) to 64 bytes of FFE00H to FFE3FH of RAM.

Table 23-3. Relation	onship Between FLMD0	Pin and Operation I	Mode After Reset Release
----------------------	----------------------	---------------------	--------------------------

FLMD0	Operation Mode		
0	Normal operation mode		
Vdd	Flash memory programming mode		

23.6.3 Selecting communication mode

Communication mode of the 78K0R/KE3 is as follows.

Table 23-4. Communication Modes

Communication		Pins Used			
Mode	Port	Speed ^{Note 2}	Frequency	Multiply Rate	
1-line mode (single-line UART)	UART	115,200 bps, 250,000 bps, 500,000 bps, 1 Mbps	_	_	TOOL0

- Notes 1. Selection items for Standard settings on GUI of the flash memory programmer.
 - 2. Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

23.6.4 Communication commands

The 78K0R/KE3 communicates with the dedicated flash memory programmer by using commands. The signals sent from the flash memory programmer to the 78K0R/KE3 are called commands, and the signals sent from the 78K0R/KE3 to the dedicated flash memory programmer are called response.

Figure 23-9. Communication Commands



The flash memory control commands of the 78K0R/KE3 are listed in the table below. All these commands are issued from the programmer and the 78K0R/KE3 perform processing corresponding to the respective commands.

Standard Products

DC Characteristics (3/10)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 1.8 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage,	VIH1	P01, P02, P12, P13, P15, P41, P52 to P55, P121 to P124				VDD	V
high	VIH2	P00, P03 to P06, P10, P11, P14, P16, P17, P30, P31, P40, P42, P43, P50, P51, P70 to P77, P120, P140, P141, EXCLK, RESET	Normal input buffer	0.8Vdd		Vdd	V
	VIH3	P03, P04	TTL input buffer $4.0~V \leq V_{\text{DD}} \leq 5.5~V$	2.2		Vdd	V
			TTL input buffer 2.7 V \leq V _{DD} < 4.0 V	2.0		Vdd	V
			TTL input buffer 1.8 V \leq V_DD < 2.7 V	1.6		Vdd	V
	VIH4	P20 to P27	$2.7~V \leq AV_{\text{REF}} \leq V_{\text{DD}}$	0.7AVREF		AVREF	V
			$AV_{REF} = V_{DD} < 2.7 V$				
	VIH5	P60 to P63				6.0	V
	VIH6	FLMD0	0.9VDD Note 1		Vdd	V	
Input voltage,	VIL1	P01, P02, P12, P13, P15, P41, P52 to P55, P121 to P124				0.3VDD	V
low	VIL2	P00, P03 to P06, P10, P11, P14, P16, P17, P30, P31, P40, P42, P43, P50, P51, P70 to P77, P120, P140, P141, EXCLK, RESET	Normal input buffer	0		0.2Vdd	V
	VIL3	P03, P04	TTL input buffer 4.0 V \leq V _{DD} \leq 5.5 V	0		0.8	V
			TTL input buffer $2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer 1.8 V \leq V_DD < 2.7 V	0		0.2	V
	VIL4	P20 to P27	$2.7~V \leq AV_{\text{REF}} \leq V_{\text{DD}}$	0		0.3AVREF	V
			$AV_{REF} = V_{DD} < 2.7 V$				
	VIL5	P60 to P63	0		0.3VDD	V	
	VIL6	FLMD0 ^{Note 2}		0		0.1VDD	V

Notes 1. The high-level input voltage (VIH6) must be greater than 0.9VDD when using it in the flash memory programming mode.

2. When disabling writing of the flash memory, connect the FLMD0 pin processing directly to Vss, and maintain a voltage less than 0.1Vpb.

Cautions 1. The maximum value of V_{IH} of pins P02 to P04 is V_{DD}, even in the N-ch open-drain mode.

2. For P122/EXCLK, the value of V_{IH} and V_{IL} differs according to the input port mode or external clock mode.

Make sure to satisfy the DC characteristics of EXCLK in external clock input mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

(A) Grade Products

DC Characteristics (5/10) (TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, 1.8 V \leq AVREF \leq VDD, Vss = EVss = AVss = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішні	P00 to P06, P10 to P17, P30, VI = VDD P31, P40 to P43, P50 to P55, P60 to P63, P70 to P77, P120, P140, P141, FLMD0, RESET P140, P141, FLMD0, RESET					1	μA
	Іцн2	P20 to P27	$V_{I} = AV_{REF},$ $2.7 V \le AV_{REF} \le V_{DD}$ $V_{I} = AV_{REF}$				1	μA
			$AV_{REF} = V_{DD} < 2.7 V$					
	Ілнз	P121 to P124	$V_{\text{I}} = V_{\text{DD}}$	In input port			1	μA
		(X1, X2, XT1, XT2)		In resonator connection			10	μA
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P43, P50 to P55, P60 to P63, P70 to P77, P120, P140, P141, FLMD0, RESET	P30, V1 = VSS P55, P120, SET				-1	μA
	Ilil2	P20 to P27	$V_I = V_{SS}$, 2.7 $V \le AV_{REF} \le V_{DD}$				-1	μA
			$V_{I} = V_{SS},$ $AV_{REF} = V_{DD} < 2.7 V$					
	Ілія	P121 to P124	VI = Vss	In input port			-1	μA
	(X1, X2, XT1, XT2) In resona connection		In resonator connection			-10	μA	

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

(2) Serial interface: Serial array unit (6/18)

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for SDA10 and the normal output mode for SCL10 by using the PIM0 and POM0 registers.

 $\label{eq:Remarks 1.} \begin{array}{ll} R_b[\Omega]: Communication line (SDA10) \mbox{ pull-up resistance}, \\ C_b[F]: \mbox{ Communication line (SCL10, SDA10) load capacitance} \end{array}$

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKS02 bit of the SMR02 register.) (A) Grade Products