# E·X Renesas Electronics America Inc - <u>UPD78F1146AGK-GAJ-AX Datasheet</u>



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | 78K/0R  |
| Core Size                  | 16-Bit  |
| Speed                      | 20MHz   |
| Connectivity               | 3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART                                      |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 50  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 12K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | -   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1146agk-gaj-ax |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FFF00H to FFFFH (see **Table 3-5** in **3.2.4** Special function registers (SFRs)).

Caution Do not access addresses to which SFRs are not assigned.

#### 3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area F0000H to F07FFH (see Table 3-6 in 3.2.5 Extended Special function registers (2nd SFRs: 2nd Special Function Registers)).

SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Caution Do not access addresses to which extended SFR are not assigned.

#### 5.4.3 Internal high-speed oscillator

The internal high-speed oscillator is incorporated in the 78K0R/KE3 (8 MHz (TYP.)). Oscillation can be controlled by bit 0 (HIOSTOP) of the clock operation status control register (CSC).

After a reset release, the internal high-speed oscillator automatically starts oscillation.

#### 5.4.4 Internal low-speed oscillator

The internal low-speed oscillator is incorporated in the 78K0R/KE3.

The internal low-speed oscillation clock is used only as the watchdog timer clock. The internal low-speed oscillation clock cannot be used as the CPU clock.

After a reset release, the internal low-speed oscillator automatically starts oscillation, and the watchdog timer is driven (240 kHz (TYP.)) if the watchdog timer operation is enabled by the option byte.

The internal low-speed oscillator continues oscillation except when the watchdog timer stops. When the watchdog timer operates, the internal low-speed oscillation clock does not stop, even in case of a program loop.

#### 5.4.5 Prescaler

The prescaler generates CPU/peripheral hardware clock by dividing the main system clock and subsystem clock.

# (3) Timer mode register 0n (TMR0n)

TMR0n sets an operation mode of channel n. It is used to select an operation clock (MCK), a count clock, whether the timer operates as the master or a slave, a start trigger and a capture trigger, the valid edge of the timer input, and an operation mode (interval, capture, event counter, one-count, or capture & one-count).

Rewriting TMR0n is prohibited when the register is in operation (when TE0 = 1). However, bits 7 and 6 (CIS0n1, CIS0n0) can be rewritten even while the register is operating with some functions (when TE0 = 1) (for details, see 6.7 Operation of Timer Array Unit as Independent Channel and 6.8 Operation of Plural Channels of Timer Array Unit).

TMR0n can be set by a 16-bit memory manipulation instruction. Reset signal generation clears this register to 0000H.

### Figure 6-6. Format of Timer Mode Register 0n (TMR0n) (1/3)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W

| Symbol | 15  | 14 | 13 | 12  | 11   | 10  | 9   | 8   | 7   | 6   | 5 | 4 | 3   | 2   | 1   | 0   |
|--------|-----|----|----|-----|------|-----|-----|-----|-----|-----|---|---|-----|-----|-----|-----|
| TMR0n  | CKS | 0  | 0  | CCS | MAST | STS | STS | STS | CIS | CIS | 0 | 0 | MD  | MD  | MD  | MD  |
|        | 0n  |    |    | 0n  | ER0n | 0n2 | 0n1 | 0n0 | 0n1 | 0n0 |   |   | 0n3 | 0n2 | 0n1 | 0n0 |

| CKS<br>0n  | Selection of operation clock (MCK) of channel n |  |  |  |  |
|--|---|--|--|--|--|
| 0  | Operation clock CK00 set by TPS0 register       |  |  |  |  |
| 1  | Operation clock CK01 set by TPS0 register       |  |  |  |  |
| Operation clock MCK is used by the edge detector. A count clock (TCLK) is generated depending on the setting of the CCS0n bit. |   |  |  |  |  |

| CCS   | Selection of count clock (TCLK) of channel n   |  |  |  |  |
|-------|--|--|--|--|--|
| 0n    |  |  |  |  |  |
| 0     | Operation clock MCK specified by CKS0n bit   |  |  |  |  |
| 1     | Valid edge of input signal input from TI0k pin/subsystem clock divided by 4 (fsuB/4)         |  |  |  |  |
| Count | Count clock TCLK is used for the timer/counter, output controller, and interrupt controller. |  |  |  |  |

| MAS<br>TER<br>0n   | Selection of operation in single-operation function or as slave channel in combination-operation function<br>/operation as master channel in combination-operation function of channel n |  |  |  |  |  |
|--|--|--|--|--|--|--|
|  |  |  |  |  |  |  |
| 0  | Operates in single-operation function or as slave channel in combination-operation function.   |  |  |  |  |  |
| 1  | Operates as master channel in combination-operation function.  |  |  |  |  |  |
| Only the even channel can be set as a master channel (MASTER $0n = 1$ ). |  |  |  |  |  |  |
| be sure to use the out challed as a slave challed $(wAS) = ENVI = 0$ .   |  |  |  |  |  |  |
| Clear  | Clear MASTER0n to 0 for a channel that is used with the single-operation function.   |  |  |  |  |  |

# Caution Be sure to clear bits 14, 13, 5, and 4 to "0".

**Remark** n = 0 to 7, k = 0 to 6

<R>

# 6.4 Channel Output (TO0n pin) Control

### 6.4.1 TO0n pin output circuit configuration





The following describes the TO0n pin output circuit.

- <1> When TOM0n = 0 (toggle mode), the set value of the TOL0n register is ignored and only INTTM0p (slave channel timer interrupt) is transmitted to the TO0n register.
- <2> When TOM0n = 1 (combination-operation mode), both INTTM0n (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TO0n register.

At this time, the TOL0n register becomes valid and the signals are controlled as follows:

When TOLOn = 0: Forward operation (INTTM0  $\rightarrow$  set, INTTM0p  $\rightarrow$  reset) When TOLOn = 1: Reverse operation (INTTM0  $\rightarrow$  reset, INTTM0p  $\rightarrow$  set)

When INTTM0n and INTTM0p are simultaneously generated, (0% output of PWM), INTTM0p (reset signal) takes priority, and INTTM0n (set signal) is masked.

- <3> When TOE0n = 1, INTTM0n (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TO0n register. Writing to the TO0n register (TO0n write signal) becomes invalid. When TOE0n = 1, the TO0n pin output never changes with signals other than interrupt signals. To initialize the TO0n pin output level, it is necessary to set TOE0n = 0 and to write a value to TO0n.
- <4> When TOE0n = 0, writing to TO0n bit to the target channel (TO0n write signal) becomes valid. When TOE0n = 0, neither INTTM0n (master channel timer interrupt) nor INTTM0p (slave channel timer interrupt) is transmitted to TO0n register.
- <5> The TOOn register can always be read, and the TOOn pin output level can be checked.

**Remarks 1.** n = 0 to 6 (n = 0, 2, or 4 for master channel) **2.** p = n + 1, n + 2, n + 3 ... (where  $p \le 6$ )

# 6.8 Operation of Plural Channels of Timer Array Unit

#### 6.8.1 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor. The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDR0n (master) + 1} × Count clock periodDuty factor [%] = {Set value of TDR0m (slave)}/{Set value of TDR0n (master) + 1} × 1000% output:Set value of TDR0m (slave) = 0000H100% output:Set value of TDR0m (slave)  $\geq$  {Set value of TDR0n (master) + 1}

**Remark** The duty factor exceeds 100% if the set value of TDR0m (slave) > (set value of TDR0n (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode and counts the periods. When the channel start trigger (TS0n) is set to 1, INTTM0n is output. TCR0n counts down starting from the loaded value of TDR0n, in synchronization with the count clock. When TCR0n = 0000H, INTTM0n is output. TCR0n loads the value of TDR0n again. After that, it continues the similar operation.

TCR0m of a slave channel operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TO0m pin. TCR0m of the slave channel loads the value of TDR0m, using INTTM0n of the master channel as a start trigger, and stops counting until the next start trigger (INTTM0n of the master channel) is input.

The output level of TO0m becomes active one count clock after generation of INTTM0n from the master channel, and inactive when TCR0m = 0000H.

- Caution To rewrite both TDR0n of the master channel and TDR0m of the slave channel, a write access is necessary two times. The timing at which the values of TDR0n and TDR0m are loaded to TCR0n and TRC0m is upon occurrence of INTTM0n of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTM0n of the master channel, the TO0m pin cannot output the expected waveform. To rewrite both TDR0n of the master and TDR0m of the slave, therefore, be sure to rewrite both the registers immediately after INTTM0n is generated from the master channel.
- **Remark** n = 0, 2, 4 m = n + 1

# (2) A/D converter mode register (ADM)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion. ADM can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

# Figure 10-4. Format of A/D Converter Mode Register (ADM)

Address: FFF30H After reset: 00H R/W



| ADCS | A/D conversion operation control |  |  |  |
|------|----------------------------------|--|--|--|
| 0    | Stops conversion operation       |  |  |  |
| 1    | Enables conversion operation     |  |  |  |

| ADCE | A/D voltage comparator operation control <sup>Note 2</sup> |  |  |  |
|------|--|--|--|--|
| 0    | Stops A/D voltage comparator operation                     |  |  |  |
| 1    | Enables A/D voltage comparator operation                   |  |  |  |

# Notes 1. For details of FR2 to FR0, LV1, LV0, and A/D conversion, see Table 10-3 A/D Conversion Time Selection.

2. The operation of the A/D voltage comparator is controlled by ADCS and ADCE, and it takes 1 µs from operation start to operation stabilization. Therefore, when ADCS is set to 1 after 1 µs or more has elapsed from the time ADCE is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.

#### <R>

# Table 10-2. Settings of ADCS and ADCE

| ADCS | ADCE | A/D Conversion Operation   |
|------|------|--|
| 0    | 0    | Stop status (DC power consumption path does not exist)               |
| 0    | 1    | Conversion waiting mode (only A/D voltage comparator consumes power) |
| 1    | 0    | Setting prohibited   |
| 1    | 1    | Conversion mode (A/D voltage comparator: enables operation)          |

#### <R>

### Figure 10-5. Timing Chart When A/D voltage Comparator Is Used



- Note To stabilize the internal circuit, the time from the rising of the ADCE bit to the falling of the ADCS bit must be 1  $\mu$ s or longer.
- Caution A/D conversion must be stopped before rewriting bits FR0 to FR2, LV1, and LV0 to values other than the identical data.

# 10.4.3 A/D converter operation mode

The operation mode of the A/D converter is the select mode. One channel of analog input is selected from ANI0 to ANI7 by the analog input channel specification register (ADS) and A/D conversion is executed.

# (1) A/D conversion operation

By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1, the A/D conversion operation of the voltage, which is applied to the analog input pin specified by the analog input channel specification register (ADS), is started.

When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. When one A/D conversion has been completed, the next A/D conversion operation is immediately started.

If ADS is rewritten during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning.

If 0 is written to ADCS during A/D conversion, A/D conversion is immediately stopped. At this time, the conversion result immediately before is retained.



Figure 10-14. A/D Conversion Operation

**Remarks 1.** n = 0 to 7 **2.** m = 0 to 7

# 10.5 Temperature Sensor Function (Expanded-Specification Products (µPD78F114xA) Only)

A temperature sensor performs A/D conversion for two voltages, an internal reference voltage (sensor 0 on the ANI0 side) that depends on the temperature and an internal reference voltage (sensor 1 on the ANI1 side) that does not depend on the temperature, and calculations, so that the temperature is obtained without depending on the AV<sub>REF</sub> voltage (AV<sub>REF</sub>  $\geq$  2.7 V).

Caution The temperature sensor cannot be used when low current consumption mode is set (RMC = 5AH) or when the internal high-speed oscillator has been stopped (HIOSTOP = 1 (bit 0 of CSC register)). The temperature sensor can operate as long as the internal high-speed oscillator operates (HIOSTOP = 0), even if it is not selected as the CPU/peripheral hardware clock source.

# 10.5.1 Configuration of temperature sensor

The temperature sensor consists of an A/D converter and the following hardware.

- Temperature sensor 0: Outputs the internal reference voltage that depends on the temperature
- Temperature sensor 1: Outputs the internal reference voltage that does not depend on the temperature









Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.

<R>

# 11.6.1 UART transmission

UART transmission is an operation to transmit data from the 78K0R/KE3 to another device asynchronously (startstop synchronization).

| UART                 | UART0   | UART1   | UART3                            |  |  |  |  |
|----------------------|---|---|----------------------------------|--|--|--|--|
| Target channel       | Channel 0 of SAU0   | Channel 2 of SAU0   | Channel 2 of SAU1                |  |  |  |  |
| Pins used            | TxD0  | TxD1  | TxD3                             |  |  |  |  |
| Interrupt            | INTST0  | INTST1  | INTST3                           |  |  |  |  |
|                      | Transfer end interrupt (in single-tra can be selected.  | ansfer mode) or buffer empty interru  | pt (in continuous transfer mode) |  |  |  |  |
| Error detection flag | None  |   |                                  |  |  |  |  |
| Transfer data length | 5, 7, or 8 bits   |   |                                  |  |  |  |  |
| Transfer rate        | Max. fмск/6 [bps] (SDRmn [15:9] =   | : 2 or more), Min. fcLk/( $2 \times 2^{11} \times 128$ )                    | [bps] <sup>Note</sup>            |  |  |  |  |
| Data phase           | Forward output (default: high level)<br>Reverse output (default: low level)   | Forward output (default: high level)<br>Reverse output (default: low level) |                                  |  |  |  |  |
| Parity bit           | The following selectable <ul> <li>No parity bit</li> <li>Appending 0 parity</li> <li>Appending even parity</li> <li>Appending odd parity</li> </ul> |   |                                  |  |  |  |  |
| Stop bit             | The following selectable <ul> <li>Appending 1 bit</li> <li>Appending 2 bits</li> </ul>  |   |                                  |  |  |  |  |
| Data direction       | MSB or LSB first  |   |                                  |  |  |  |  |

Of two channels used for UART, the even channel is used for UART transmission.

Note Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) and CHAPTER 28 ELECTRICAL SPECIFICATIONS ((A) GRADE PRODUCTS)).

Remarks 1. fMCK: Operation clock (MCK) frequency of target channel

fclk: System clock frequency

**2.** m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 12

#### (3) Processing flow







# 11.7 Operation of Simplified I<sup>2</sup>C (IIC10) Communication

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This communication function is designed to execute single communication with devices such as EEPROM, flash memory, and A/D converter, and therefore, can be used only by the master and does not have a wait detection function. Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function<sup>Note</sup> and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition
- [Interrupt function]
  - Transfer end interrupt

[Error detection flag]

<R>

- Overrun error
- Parity error (ACK error)
- \* [Functions not supported by simplified I<sup>2</sup>C]
  - Slave transmission, slave reception
  - Arbitration loss detection function
  - Wait detection function

# **Remark** To use an I<sup>2</sup>C bus of full function, see CHAPTER 12 SERIAL INTERFACE IICO.

The channels supporting simplified I<sup>2</sup>C (IIC10) are channel 2 of SAU0.

| Unit | Channel | Used as CSI | Used as UART               | Used as Simplified I <sup>2</sup> C |
|------|---------|-------------|----------------------------|-------------------------------------|
| 0    | 0       | CSI00       | UART0                      | -                                   |
|      | 1       | -           |                            | -                                   |
|      | 2       | CSI10       | UART1                      | IIC10                               |
|      | 3       | -           |                            | -                                   |
| 1    | 0       | _           | _                          | _                                   |
|      | 1       | -           | -                          | -                                   |
|      | 2       | _           | UART3 (supporting LIN-bus) | _                                   |
|      | 3       | _           |                            | _                                   |

Simplified I<sup>2</sup>C (IIC10) performs the following four types of communication operations.

• Address field transmission (See 11.7.1.)

- Data transmission (See 11.7.2.)
- Data reception (See **11.7.3**.)
- Stop condition generation (See 11.7.4.)

**Note** An ACK is not output when the last data is being received by writing 0 to the SOE02 (SOE0 register) bit and stopping the output of serial communication data. See **11.7.3 (2)** Processing flow for details.

### 12.5.17 Communication operations

The following shows three operation procedures with the flowchart.

#### (1) Master operation in single master system

The flowchart when using the 78K0R/KE3 as the master in a single master system is shown below.

This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

#### (2) Master operation in multimaster system

In the I<sup>2</sup>C bus multimaster system, whether the bus is released or used cannot be judged by the I<sup>2</sup>C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the 78K0R/KE3 takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the 78K0R/KE3 looses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

### (3) Slave operation

An example of when the 78K0R/KE3 is used as the I<sup>2</sup>C bus slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIIC0 interrupt occurrence (communication waiting). When an INTIIC0 interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing. By checking the flags, necessary communication processing is performed.



# Figure 18-4. Timing of Reset in STOP Mode by RESET Input

Note Set P130 to high-level output by software.

- **Remarks 1.** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.
  - 2. For the reset timing of the power-on-clear circuit and low-voltage detector, see CHAPTER 19 POWER-ON-CLEAR CIRCUIT and CHAPTER 20 LOW-VOLTAGE DETECTOR.

# (2) Serial interface: Serial array unit (14/18)

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, Vss = EVss = AVss = 0 V)

<R> (g) During communication at different potential (2.5 V, 3 V) (CSI mode) (slave mode, SCK10... external clock input)

| Parameter                                       | Symbol        | (   | Conditions   | MIN.            | TYP. | MAX.            | Unit |
|---|---------------|---|--|-----------------|------|-----------------|------|
| SCK10 cycle time                                | <b>t</b> ксү2 | $4.0~V \leq V_{\text{DD}} \leq 5.5~V,$  | 13.6 MHz < fмск  | <b>10/f</b> мск |      |                 | ns   |
|   |               | $2.7~V \leq V_b \leq 4.0~V$   | 6.8 MHz < fмск ≤ 13.6 MHz  | 8/fмск          |      |                 | ns   |
|   |               |   | fмск ≤ 6.8 MHz   | 6/fмск          |      |                 | ns   |
|   |               | $2.7~V \leq V_{\text{DD}} < 4.0~V,$   | 18.5 MHz < fмск  | <b>16/f</b> мск |      |                 | ns   |
|   |               | $2.3~V \leq V_b \leq 2.7~V$   | 14.8 MHz < fмск ≤ 18.5 MHz   | <b>14/f</b> мск |      |                 | ns   |
|   |               |   | 11.1 MHz < fмск ≤ 14.8 MHz   | 12/fмск         |      |                 | ns   |
|   |               |   | 7.4 MHz < fмск ≤ 11.1 MHz  | <b>10/f</b> мск |      |                 | ns   |
|   |               |   | 3.7 MHz < fмск ≤ 7.4 MHz   | 8/fмск          |      |                 | ns   |
|   |               |   | fмск $≤$ 3.7 MHz   | 6/fмск          |      |                 | ns   |
| SCK10 high-/low-level                           | tкн2,<br>tкL2 | $4.0~V \leq V_{\text{DD}} \leq 5.5~V,$  | $2.7~V \leq V_b \leq 4.0~V$  | fксү2/2 – 20    |      |                 | ns   |
| width   |               | $2.7~V \leq V_{\text{DD}} < 4.0~V,$   | $2.3~V \leq V_b \leq 2.7~V$  | fксү2/2 – 35    |      |                 | ns   |
| Slp setup time<br>(to SCK10↑) <sup>Note 1</sup> | tsik2         |   |  | 90              |      |                 | ns   |
| SIp hold time<br>(from SCK10↑) <sup>№te 2</sup> | tksi2         |   |  | 1/fмск + 50     |      |                 | ns   |
| Delay time from<br>SCK10↓ to SO10               | tĸso2         | $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 1.4 \end{array}$     | $\begin{array}{l} 2.7 \ V \leq V_{b} \leq 4.0 \ V, \\ k\Omega \end{array} \label{eq:Vb}$ |                 |      | 2/fмск +<br>120 | ns   |
| output <sup>Note 3</sup>                        |               | $\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ C_{\text{b}} = 30 \ \text{pF}, \ R_{\text{b}} = 2.7 \end{array}$ | $\begin{array}{l} 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ k\Omega \end{array} \label{eq:Vb}$ |                 |      | 2/fмск +<br>230 | ns   |

- **Notes 1.** When DAP02 = 0 and CKP02 = 0, or DAP02 = 1 and CKP02 = 1. The SI10 setup time becomes "to  $\overline{SCK10}\downarrow$ " when DAP02 = 0 and CKP02 = 1, or DAP02 = 1 and CKP02 = 0.
  - 2. When DAP02 = 0 and CKP02 = 0, or DAP02 = 1 and CKP02 = 1. The SI10 hold time becomes "from  $\overline{SCK10}\downarrow$ " when DAP02 = 0 and CKP02 = 1, or DAP02 = 1 and CKP02 = 0.
  - **3.** When DAP02 = 0 and CKP02 = 0, or DAP02 = 1 and CKP02 = 1. The delay time to SO10 output becomes "from  $\overline{SCK10}$ <sup>+</sup>" when DAP02 = 0 and CKP02 = 1, or DAP02 = 1 and CKP02 = 0.

# CSI mode connection diagram (during communication at different potential)



(Caution and Remark are given on the next page.)

### (3) Serial interface: IIC0

(TA = -40 to +85°C, 1.8 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, Vss = EVss = AVss = 0 V)

| (a) I | IC0 |
|-------|-----|
|-------|-----|

| Parameter   | Symbol       | Conditions                                       | Standard Mode |                        | Fast Mode |                        | Unit |
|---|--------------|--|---------------|------------------------|-----------|------------------------|------|
|   |              |  | MIN.          | MAX.                   | MIN.      | MAX.                   |      |
| SCL0 clock frequency                              | fsc∟         | 6.7 MHz ≤ fclк                                   | 0             | 100                    | 0         | 400                    | kHz  |
|   |              | 4.0 MHz ≤ fc∟к < 6.7 MHz                         | 0             | 100                    | 0         | 340                    | kHz  |
|   |              | $3.2 \text{ MHz} \leq f_{CLK} < 4.0 \text{ MHz}$ | 0             | 100                    | _         | _                      | kHz  |
|   |              | 2.0 MHz ≤ fc∟к < 3.2 MHz                         | 0             | 85                     | _         | -                      | kHz  |
| Setup time of restart condition <sup>Note 1</sup> | tsu:sta      |  | 4.7           |                        | 0.6       |                        | μs   |
| Hold time   | thd:sta      |  | 4.0           |                        | 0.6       |                        | μs   |
| Hold time when SCL0 = "L"                         | tLOW         |  | 4.7           |                        | 1.3       |                        | μs   |
| Hold time when SCL0 = "H"                         | tніgн        |  | 4.0           |                        | 0.6       |                        | μs   |
| Data setup time (reception)                       | tsu:dat      |  | 250           |                        | 100       |                        | ns   |
| Data hold time (transmission) <sup>Note 2</sup>   | thd:dat      | CL00 = 1 and CL01 = 1                            | 0             | 3.45 <sup>Note 3</sup> | 0         | 0.9 <sup>Note 4</sup>  | μs   |
|   |              |  |               | 5.50 <sup>Note 5</sup> |           | 1.5 <sup>Note 6</sup>  | μs   |
|   |              | CL00 = 0 and CL01 = 0, or                        | 0             | 3.45                   | 0         | 0.9 <sup>Note 7</sup>  | μs   |
|   |              | CL00 = 1 and CL01 = 0                            |               |                        |           | 0.95 <sup>Note 8</sup> | μs   |
|   |              | CL00 = 0 and CL01 = 1                            | 0             | 3.45                   | 0         | 0.9                    | μS   |
| Setup time of stop condition                      | tsu:sto      |  | 4.0           |                        | 0.6       |                        | μs   |
| Bus-free time                                     | <b>t</b> BUF |  | 4.7           |                        | 1.3       |                        | μS   |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- 3. When 3.2 MHz  $\leq f_{\text{CLK}} \leq 4.19$  MHz.
- 4. When 6.7 MHz  $\leq f_{CLK} \leq 8.38$  MHz.
- 5. When 2.0 MHz  $\leq$  fclk < 3.2 MHz. At this time, use the SCL0 clock within 85 kHz.
- 6. When 4.0 MHz  $\leq$  folk < 6.7 MHz. At this time, use the SCL0 clock within 340 kHz.
- 7. When 8.0 MHz  $\leq$  fclk  $\leq$  16.76 MHz.
- 8. When 7.6 MHz  $\leq$  fclk < 8.0 MHz.

Remark CL00, CL01, DFC0: Bits 0, 1, and 2 of the IIC clock select register 0 (IICCL0)



#### **IIC0** serial transfer timing

(A) Grade Products

# DC Characteristics (5/10) (TA = -40 to +85°C, 1.8 V $\leq$ VDD = EVDD $\leq$ 5.5 V, 1.8 V $\leq$ AVREF $\leq$ VDD, Vss = EVss = AVss = 0 V)

| Items                          | Symbol             | Conditions  |  |  |  | TYP. | MAX. | Unit |
|--------------------------------|--------------------|---|--|--|--|------|------|------|
| Input leakage<br>current, high | Ішні               | P00 to P06, P10 to P17, P30,<br>P31, P40 to P43, P50 to P55,<br>P60 to P63, P70 to P77, P120,<br>P140, P141, FLMD0, RESET | to P06, P10 to P17, P30,<br>P40 to P43, P50 to P55,<br>to P63, P70 to P77, P120,<br>D, P141, FLMD0, $\overrightarrow{RESET}$<br>to P27<br>$V_{I} = AV_{REF},$<br>$2.7 V \le AV_{REF} \le V_{DD}$<br>$V_{I} = AV_{PEF}$ |  |  |      | 1    | μA   |
|                                | Іцн2               | P20 to P27  |  |  |  |      | 1    | μA   |
|                                |                    |   | $AV_{REF} = V_{DD} < 2.7 V$  |  |  |      |      |      |
|                                | Іцнз               | P121 to P124  | VI = VDD In input p  | In input port                            |  |      | 1    | μA   |
|                                |                    | (X1, X2, XT1, XT2)  |  | In resonator connection                  |  |      | 10   | μA   |
| Input leakage<br>current, low  | ILIL1              | P00 to P06, P10 to P17, P30,<br>P31, P40 to P43, P50 to P55,<br>P60 to P63, P70 to P77, P120,<br>P140, P141, FLMD0, RESET | $V_1 = V_{SS}$   |  |  |      | -1   | μA   |
|                                | Ilil2              | ILIL2 P20 to P27  |  | $Ref \leq V_DD$                          |  |      | -1   | μA   |
|                                |                    |   |  | $V_{I} = V_{SS},$<br>AVREF = VDD < 2.7 V |  |      |      |      |
|                                | ILIL3 P121 to P124 | P121 to P124  | VI = Vss   | In input port                            |  |      | -1   | μA   |
|                                |                    | (X1, X2, XT1, XT2)  |  | In resonator connection                  |  |      | -10  | μA   |

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

(A) Grade Products

# (2) Serial interface: Serial array unit (12/18)

<R>

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

(f) During Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCK10... internal clock output) (2/2)

| Parameter                                    | Symbol | Conditions   | MIN. | TYP. | MAX. | Unit |
|--|--------|--|------|------|------|------|
| SI10 setup time                              | tsıĸı  | $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$                       | 70   |      |      | ns   |
| (to SCK10↓) <sup>Note</sup>                  |        | $C_{b}=30 \text{ pF},  \text{R}_{b}=1.4  \text{k}\Omega$   |      |      |      |      |
|  |        | $2.7~V \leq V_{\text{DD}} \leq 4.0~V,~2.3~V \leq V_{\text{b}} < 2.7~V,$                          | 100  |      |      | ns   |
|  |        | $C_b=30 \text{ pF},  \text{R}_b=2.7  \text{k}\Omega$   |      |      |      |      |
| SI10 hold time                               | tksi1  | $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$                       | 30   |      |      | ns   |
| (from SCK10↓) <sup>Note</sup>                |        | $C_{b}=30 \text{ pF},  \text{R}_{b}=1.4  \text{k}\Omega$   |      |      |      |      |
|  |        | $2.7~V \leq V_{\text{DD}} \leq 4.0~V,~2.3~V \leq V_{\text{b}} < 2.7~V,$                          | 30   |      |      | ns   |
|  |        | $C_{b}=30 \text{ pF}, \text{ R}_{b}=2.7 \text{ k}\Omega$   |      |      |      |      |
| Delay time from $\overline{\text{SCK10}}$ to | tkso1  | $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{b} \leq 4.0~V,$                              |      |      | 40   | ns   |
| SO10 output <sup>Note</sup>                  |        | $C_{b}=30 \text{ pF},  \text{R}_{b}=1.4  \text{k}\Omega$   |      |      |      |      |
|  |        | $\label{eq:VDD} 2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$ |      |      | 40   | ns   |
|  |        | $C_{b}=30 \text{ pF}, \text{ R}_{b}=2.7 \text{ k}\Omega$   |      |      |      |      |

Note When DAP02 = 0 and CKP02 = 1, or DAP02 = 1 and CKP02 = 0.

# CSI mode connection diagram (during communication at different potential)



# Caution Select the TTL input buffer for SI10 and the N-ch open drain output (VDD tolerance) mode for SO10 and SCK10 by using the PIM0 and POM0 registers.

**Remarks 1.**  $R_b[\Omega]$ :Communication line (SCK10, SO10) pull-up resistance,

Cb[F]: Communication line (SCK10, SO10) load capacitance, Vb[V]: Communication line voltage

2. V<sub>IH</sub> and V<sub>IL</sub> below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

$$4.0 \text{ V} \le V_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le V_{\text{b}} \le 4.0 \text{ V}$$
: VIH = 2.2 V, VIL = 0.8 V

 $2.7~V \leq V_{\text{DD}} \leq 4.0~V,\, 2.3~V \leq V_{\text{b}} \leq 2.7~V;\, V_{\text{IH}} = 2.0~V,\, V_{\text{IL}} = 0.5~V$ 

3. CSI00 cannot communicate at different potential. Use CSI10 for communication at different potential.

(A) Grade Products

# Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C)

| Parameter                     | Symbol | Conditions | MIN.                | TYP. | MAX. | Unit |
|-------------------------------|--------|------------|---------------------|------|------|------|
| Data retention supply voltage | VDDDR  |            | 1.5 <sup>Note</sup> |      | 5.5  | V    |

# **Note** The value depends on the POC detection voltage. When the voltage drops, the data is retained until a POC reset is effected, but data is not retained when a POC reset is effected.



|  |   | (5/5)          |  |  |  |  |
|--|---|----------------|--|--|--|--|
| Page   | Description   | Classification |  |  |  |  |
| CHAPTER 28 ELECTRICAL SPECIFICATIONS ((A) GRADE PRODUCTS) (continuation) |   |                |  |  |  |  |
| pp.774 to<br>777   | Addition of <b>Remark</b> to Supply current in <b>DC Characteristics</b>  | (c)            |  |  |  |  |
| p.785  | Change of (b) During communication at same potential (CSI mode) (master mode, SCKp<br>internal clock output) in Serial interface: Serial array unit                 | (b)            |  |  |  |  |
| p.786  | Change of (c) During communication at same potential (CSI mode) (slave mode, SCKp<br>external clock input) in Serial interface: Serial array unit                   | (b)            |  |  |  |  |
| p.788  | Addition of Note to (d) During communication at same potential (simplified I <sup>2</sup> C mode) in Serial interface: Serial array unit                            | (c)            |  |  |  |  |
| pp.794, 795  | Change of (f) During communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCK10 internal clock output) in Serial interface: Serial array unit | (b)            |  |  |  |  |
| p.797  | Change of (g) During communication at different potential (2.5 V, 3 V) (CSI mode) (slave mode, SCK10 external clock input) in Serial interface: Serial array unit   | (b)            |  |  |  |  |
| p.800  | Addition of Note to (h) During communication at different potential (2.5 V, 3 V) (simplified I <sup>2</sup> C mode) in Serial interface: Serial array unit          | (b)            |  |  |  |  |
| CHAPTER 29 PACKAGE DRAWINGS  |   |                |  |  |  |  |
| p.814  | Addition of package drawing of 64-PIN PLASTIC FBGA (6x6)  | (d)            |  |  |  |  |
| CHAPTER 30 RECOMMENDED SOLDERING CONDITIONS                              |   |                |  |  |  |  |
| p.816  | Addition of Surface Mounting Type Soldering Conditions of 64-pin plastic FBGA(6 × 6)  | (d)            |  |  |  |  |

**Remark** "Classification" in the above table classifies revisions as follows.

(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,(d): Addition/change of package, part number, or management division, (e): Addition/change of related documents