# E·XFL

#### Intel - EPF10K100EBC356-2N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	624
Number of Logic Elements/Cells	4992
Total RAM Bits	49152
Number of I/O	274
Number of Gates	257000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	356-LBGA
Supplier Device Package	356-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k100ebc356-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800
- Flexible package options
  - Available in a variety of packages with 144 to 672 pins, including the innovative FineLine BGA<sup>™</sup> packages (see Tables 3 and 4)
  - SameFrame<sup>™</sup> pin-out compatibility between FLEX 10KA and FLEX 10KE devices across a range of device densities and pin counts
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Table 3. FLEX 10KE Package Options & I/O Pin Count     Notes (1), (2)									
Device	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356-Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600-Pin BGA	672-Pin FineLine BGA
EPF10K30E	102	147		176		220			220 (3)
EPF10K50E	102	147	189	191		254			254 (3)
EPF10K50S	102	147	189	191	220	254			254 (3)
EPF10K100E		147	189	191	274	338			338 (3)
EPF10K130E			186		274	369		424	413
EPF10K200E							470	470	470
EPF10K200S			182		274	369	470	470	470

#### Notes:

- (1) FLEX 10KE device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and 672-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.

For more information on FLEX device configuration, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- MasterBlaster Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)

FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information. Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.



FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

#### **Clearable Counter Mode**

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is AND ed with a synchronous clear signal.

#### Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

#### Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the Altera Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset



#### Figure 13. FLEX 10KE LAB Connections to Row & Column Interconnect

For improved routing, the row interconnect consists of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the fulllength channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect routing structure resources available in each FLEX 10KE device.

Table 7. FLEX 10KE FastTrack Interconnect Resources						
Device	Rows	Channels per Row	Columns	Channels per Column		
EPF10K30E	6	216	36	24		
EPF10K50E EPF10K50S	10	216	36	24		
EPF10K100E	12	312	52	24		
EPF10K130E	16	312	52	32		
EPF10K200E EPF10K200S	24	312	52	48		

In addition to general-purpose I/O pins, FLEX 10KE devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Figure 14 shows the interconnection of adjacent LABs and EABs, with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.

Table 9. Peripheral Bus Sources for EPF10K100E, EPF10K130E, EPF10K200E & EPF10K200S Devices						
Peripheral Control Signal	EPF10K100E	EPF10K130E	EPF10K200E EPF10K200S			
OE 0	Row A	Row C	Row G			
OE1	Row C	Row E	Row I			
OE 2	Row E	Row G	Row K			
OE 3	Row L	Row N	Row R			
OE4	Row I	Row K	Row O			
OE5	Row K	Row M	Row Q			
CLKENA0/CLK0/GLOBAL0	Row F	Row H	Row L			
CLKENA1/OE6/GLOBAL1	Row D	Row F	Row J			
CLKENA2/CLR0	Row B	Row D	Row H			
CLKENA3/OE7/GLOBAL2	Row H	Row J	Row N			
CLKENA4/CLR1	Row J	Row L	Row P			
CLKENA5/CLK1/GLOBAL3	Row G	Row I	Row M			

Signals on the peripheral control bus can also drive the four global signals, referred to as GLOBAL0 through GLOBAL3 in Tables 8 and 9. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus, which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals. The dedicated input pin should be driven to a known logic state (such as ground) and not be allowed to float.

The chip-wide output enable pin is an active-high pin (DEV\_OE) that can be used to tri-state all pins on the device. This option can be set in the Altera software. On EPF10K50E and EPF10K200E devices, the built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

#### SameFrame Pin-Outs FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 18).





Printed Circuit Board Designed for 672-Pin FineLine BGA Package



 

 256-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements)
 672-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

Table 13. ClockLock & ClockBoost Parameters for -2 Speed-Grade Devices							
Symbol	Parameter	Condition	Min	Тур	Max	Unit	
t <sub>R</sub>	Input rise time				5	ns	
t <sub>F</sub>	Input fall time				5	ns	
t <sub>INDUTY</sub>	Input duty cycle		40		60	%	
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		75	MHz	
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		37.5	MHz	
f <sub>CLKDEV</sub>	Input deviation from user specification in the MAX+PLUS II software (1)				25,000 (2)	PPM	
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)				100	ps	
t <sub>LOCK</sub>	Time required for ClockLock or ClockBoost to acquire lock (3)				10	μs	
t <sub>JITTER</sub>	Jitter on ClockLock or ClockBoost-	$t_{INCLKSTB} < 100$			250	ps	
	generated clock (4)	$t_{INCLKSTB} < 50$			200 (4)	ps	
toutduty	Duty cycle for ClockLock or ClockBoost-generated clock		40	50	60	%	

#### Notes to tables:

- (1) To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f<sub>CLKDEV</sub> parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t<sub>LOCK</sub> value is less than the time required for configuration.
- (4) The t<sub>ITTER</sub> specification is measured under long-term observation. The maximum value for t<sub>ITTER</sub> is 200 ps if t<sub>INCLKSTB</sub> is lower than 50 ps.

### I/O Configuration

This section discusses the peripheral component interconnect (PCI) pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for FLEX 10KE devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera software logic options. The MultiVolt I/O interface is controlled by connecting  $V_{CCIO}$  to a different voltage than  $V_{CCINT}$ . Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

#### PCI Pull-Up Clamping Diode Option

FLEX 10KE devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the  $V_{\rm CCIO}$  value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When  $V_{CCIO}$  is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When  $V_{CCIO}$  is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which would allow a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

#### **Slew-Rate Control**

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects the falling edge of the output.

#### **Open-Drain Output Option**

FLEX 10KE devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

#### MultiVolt I/O Interface

The FLEX 10KE device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10KE devices in all packages to interface with systems of differing supply voltages. These devices have one set of  $V_{CC}$  pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

## IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10KE devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. FLEX 10KE devices can also be configured using the JTAG pins through the BitBlaster or ByteBlasterMV download cable, or via hardware that uses the Jam<sup>™</sup> STAPL programming and test language. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. FLEX 10KE devices support the JTAG instructions shown in Table 15.

Table 15. FLEX 10KE JTAG Instructions				
JTAG Instruction	Description			
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.			
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.			
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.			
USERCODE	Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.			
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.			
ICR Instructions	These instructions are used when configuring a FLEX 10KE device via JTAG ports with a BitBlaster or ByteBlasterMV download cable, or using a Jam File ( <b>.jam</b> ) or Jam Byte-Code File ( <b>.jbc</b> ) via an embedded processor.			

The instruction register length of FLEX 10KE devices is 10 bits. The USERCODE register length in FLEX 10KE devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. Tables 16 and 17 show the boundary-scan register length and device IDCODE information for FLEX 10KE devices.

Table 16. FLEX 10KE Boundary-Scan Register Length				
Device	Boundary-Scan Register Length			
EPF10K30E	690			
EPF10K50E	798			
EPF10K50S				
EPF10K100E	1,050			
EPF10K130E	1,308			
EPF10K200E	1,446			
EPF10K200S				

Table 17. 32-Bit IDCODE for FLEX 10KE Devices         Note (1)								
Device		IDCODE (32 Bits)						
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	<b>1 (1 Bit)</b> (2)				
EPF10K30E	0001	0001 0000 0011 0000	00001101110	1				
EPF10K50E EPF10K50S	0001	0001 0000 0101 0000	00001101110	1				
EPF10K100E	0010	0000 0001 0000 0000	00001101110	1				
EPF10K130E	0001	0000 0001 0011 0000	00001101110	1				
EPF10K200E EPF10K200S	0001	0000 0010 0000 0000	00001101110	1				

#### Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10KE devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

### **Generic Testing**

Each FLEX 10KE device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for FLEX 10KE devices are made under conditions equivalent to those shown in Figure 21. Multiple test patterns can be used to configure devices during all stages of the production flow.

#### Figure 21. FLEX 10KE AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V devices or outputs. Numbers without brackets are for 3.3-V. devices or outputs.



# Operating Conditions

Tables 19 through 23 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V FLEX 10KE devices.

Table 19. FLEX 10KE 2.5-V Device Absolute Maximum Ratings       Note (1)								
Symbol	Parameter	Conditions	Min	Max	Unit			
V <sub>CCINT</sub>	Supply voltage	With respect to ground (2)	-0.5	3.6	V			
V <sub>CCIO</sub>			-0.5	4.6	V			
VI	DC input voltage		-2.0	5.75	V			
IOUT	DC output current, per pin		-25	25	mA			
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C			
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C			
TJ	Junction temperature	PQFP, TQFP, BGA, and FineLine BGA		135	°C			
		Ceramic PGA packages, under bias		150	°C			

#### FLEX 10KE Embedded Programmable Logic Devices Data Sheet

Table 26. EAB Timing Microparameters     Note (1)					
Symbol	Parameter	Conditions			
t <sub>EABDATA1</sub>	Data or address delay to EAB for combinatorial input				
t <sub>EABDATA2</sub>	Data or address delay to EAB for registered input				
t <sub>EABWE1</sub>	Write enable delay to EAB for combinatorial input				
t <sub>EABWE2</sub>	Write enable delay to EAB for registered input				
t <sub>EABRE1</sub>	Read enable delay to EAB for combinatorial input				
t <sub>EABRE2</sub>	Read enable delay to EAB for registered input				
t <sub>EABCLK</sub>	EAB register clock delay				
t <sub>EABCO</sub>	EAB register clock-to-output delay				
t <sub>EABBYPASS</sub>	Bypass register delay				
t <sub>EABSU</sub>	EAB register setup time before clock				
t <sub>EABH</sub>	EAB register hold time after clock				
t <sub>EABCLR</sub>	EAB register asynchronous clear time to output delay				
t <sub>AA</sub>	Address access delay (including the read enable to output delay)				
t <sub>WP</sub>	Write pulse width				
t <sub>RP</sub>	Read pulse width				
t <sub>WDSU</sub>	Data setup time before falling edge of write pulse	(5)			
t <sub>WDH</sub>	Data hold time after falling edge of write pulse	(5)			
t <sub>WASU</sub>	Address setup time before rising edge of write pulse	(5)			
t <sub>WAH</sub>	Address hold time after falling edge of write pulse	(5)			
t <sub>RASU</sub>	Address setup time with respect to the falling edge of the read enable				
t <sub>RAH</sub>	Address hold time with respect to the falling edge of the read enable				
t <sub>WO</sub>	Write enable to data output valid delay				
t <sub>DD</sub>	Data-in to data-out valid delay				
t <sub>EABOUT</sub>	Data-out delay				
t <sub>EABCH</sub>	Clock high time				
t <sub>EABCL</sub>	Clock low time				

Figure 30. EAB Synchronous Timing Waveforms



#### EAB Synchronous Write (EAB Output Registers Used)



# Tables 31 through 37 show EPF10K30E device internal and external timing parameters.

Table 31. EPF10K30E Device LE Timing Microparameters (Part 1 of 2)       Note (1)							
Symbol	-1 Spee	ed Grade	-2 Speed Grade		-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>LUT</sub>		0.7		0.8		1.1	ns
t <sub>CLUT</sub>		0.5		0.6		0.8	ns
t <sub>RLUT</sub>		0.6		0.7		1.0	ns
t <sub>PACKED</sub>		0.3		0.4		0.5	ns
t <sub>EN</sub>		0.6		0.8		1.0	ns
t <sub>CICO</sub>		0.1		0.1		0.2	ns
t <sub>CGEN</sub>		0.4		0.5		0.7	ns

Table 35. EPF10K30E Device Interconnect Timing Microparameters       Note (1)							
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		1.8		2.4		2.9	ns
t <sub>DIN2LE</sub>		1.5		1.8		2.4	ns
t <sub>DIN2DATA</sub>		1.5		1.8		2.2	ns
t <sub>DCLK2IOE</sub>		2.2		2.6		3.0	ns
t <sub>DCLK2LE</sub>		1.5		1.8		2.4	ns
t <sub>SAMELAB</sub>		0.1		0.2		0.3	ns
t <sub>SAMEROW</sub>		2.0		2.4		2.7	ns
t <sub>SAMECOLUMN</sub>		0.7		1.0		0.8	ns
t <sub>DIFFROW</sub>		2.7		3.4		3.5	ns
t <sub>TWOROWS</sub>		4.7		5.8		6.2	ns
t <sub>LEPERIPH</sub>		2.7		3.4		3.8	ns
t <sub>LABCARRY</sub>		0.3		0.4		0.5	ns
t <sub>LABCASC</sub>		0.8		0.8		1.1	ns

Table 36. EPF10K30E External Timing Parameters     Notes (1), (2)											
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>DRR</sub>		8.0		9.5		12.5	ns				
t <sub>INSU</sub> (3)	2.1		2.5		3.9		ns				
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns				
t <sub>оитсо</sub> (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns				
t <sub>INSU</sub> (4)	1.1		1.5		-		ns				
t <sub>INH</sub> (4)	0.0		0.0		-		ns				
t <sub>OUTCO</sub> (4)	0.5	3.9	0.5	4.9	-	-	ns				
t <sub>PCISU</sub>	3.0		4.2		-		ns				
t <sub>PCIH</sub>	0.0		0.0		-		ns				
t <sub>PCICO</sub>	2.0	6.0	2.0	7.5	-	-	ns				

Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
CGENR		0.1		0.1		0.2	ns
CASC		0.6		0.9		1.2	ns
С		0.8		1.0		1.4	ns
со		0.6		0.8		1.1	ns
СОМВ		0.4		0.5		0.7	ns
SU	0.4		0.6		0.7		ns
Н	0.5		0.7		0.9		ns
PRE		0.8		1.0		1.4	ns
CLR		0.8		1.0		1.4	ns
СН	1.5		2.0		2.5		ns
	1.5		2.0		2.5		ns

Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Мах	
IOD		1.7		2.0		2.6	ns
tioc		0.0		0.0		0.0	ns
tioco		1.4		1.6		2.1	ns
t <sub>IOCOMB</sub>		0.5		0.7		0.9	ns
t <sub>IOSU</sub>	0.8		1.0		1.3		ns
t <sub>іон</sub>	0.7		0.9		1.2		ns
t <sub>IOCLR</sub>		0.5		0.7		0.9	ns
t <sub>OD1</sub>		3.0		4.2		5.6	ns
t <sub>OD2</sub>		3.0		4.2		5.6	ns
t <sub>OD3</sub>		4.0		5.5		7.3	ns
t <sub>XZ</sub>		3.5		4.6		6.1	ns
tzx1		3.5		4.6		6.1	ns
tzx2		3.5		4.6		6.1	ns
t <sub>ZX3</sub>		4.5		5.9		7.8	ns
INREG		2.0		2.6		3.5	ns
t <sub>IOFD</sub>		0.5		0.8		1.2	ns
t <sub>INCOMB</sub>		0.5		0.8		1.2	ns

Г

Tables 52 through 58 show EPF10K130E device internal and external timing parameters.

Table 52. EPF10K130E Device LE Timing Microparameters       Note (1)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit			
	Min	Max	Min	Мах	Min	Мах				
t <sub>LUT</sub>		0.6		0.9		1.3	ns			
t <sub>CLUT</sub>		0.6		0.8		1.0	ns			
t <sub>RLUT</sub>		0.7		0.9		0.2	ns			
t <sub>PACKED</sub>		0.3		0.5		0.6	ns			
t <sub>EN</sub>		0.2		0.3		0.4	ns			
t <sub>CICO</sub>		0.1		0.1		0.2	ns			
t <sub>CGEN</sub>		0.4		0.6		0.8	ns			
t <sub>CGENR</sub>		0.1		0.1		0.2	ns			
t <sub>CASC</sub>		0.6		0.9		1.2	ns			
t <sub>C</sub>		0.3		0.5		0.6	ns			
t <sub>CO</sub>		0.5		0.7		0.8	ns			
t <sub>COMB</sub>		0.3		0.5		0.6	ns			
t <sub>SU</sub>	0.5		0.7		0.8		ns			
t <sub>H</sub>	0.6		0.7		1.0		ns			
t <sub>PRE</sub>		0.9		1.2		1.6	ns			
t <sub>CLR</sub>		0.9		1.2		1.6	ns			
t <sub>CH</sub>	1.5		1.5		2.5		ns			
t <sub>CL</sub>	1.5		1.5		2.5		ns			

 Table 53. EPF10K130E Device IOE Timing Microparameters
 Note (1)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>IOD</sub>		1.3		1.5		2.0	ns
t <sub>IOC</sub>		0.0		0.0		0.0	ns
t <sub>IOCO</sub>		0.6		0.8		1.0	ns
t <sub>IOCOMB</sub>		0.6		0.8		1.0	ns
t <sub>IOSU</sub>	1.0		1.2		1.6		ns
t <sub>IOH</sub>	0.9		0.9		1.4		ns
t <sub>IOCLR</sub>		0.6		0.8		1.0	ns
t <sub>OD1</sub>		2.8		4.1		5.5	ns
t <sub>OD2</sub>		2.8		4.1		5.5	ns

Table 58. EPF10K130E External Bidirectional Timing Parameters       Notes (1), (2)										
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>INSUBIDIR</sub> (3)	2.2		2.4		3.2		ns			
t <sub>INHBIDIR</sub> (3)	0.0		0.0		0.0		ns			
t <sub>INSUBIDIR</sub> (4)	2.8		3.0		-		ns			
t <sub>INHBIDIR</sub> (4)	0.0		0.0		-		ns			
toutcobidir (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns			
t <sub>XZBIDIR</sub> (3)		5.6		8.1		10.8	ns			
t <sub>ZXBIDIR</sub> (3)		5.6		8.1		10.8	ns			
toutcobidir (4)	0.5	4.0	0.5	6.0	_	-	ns			
t <sub>XZBIDIR</sub> (4)		4.6		7.1		-	ns			
t <sub>ZXBIDIR</sub> (4)		4.6		7.1		-	ns			

#### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

# Tables 59 through 65 show EPF10K200E device internal and external timing parameters.

Table 59. EPF10K200E Device LE Timing Microparameters (Part 1 of 2)       Note (1)											
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>LUT</sub>		0.7		0.8		1.2	ns				
t <sub>CLUT</sub>		0.4		0.5		0.6	ns				
t <sub>RLUT</sub>		0.6		0.7		0.9	ns				
t <sub>PACKED</sub>		0.3		0.5		0.7	ns				
t <sub>EN</sub>		0.4		0.5		0.6	ns				
t <sub>CICO</sub>		0.2		0.2		0.3	ns				
t <sub>CGEN</sub>		0.4		0.4		0.6	ns				
t <sub>CGENR</sub>		0.2		0.2		0.3	ns				
t <sub>CASC</sub>		0.7		0.8		1.2	ns				
t <sub>C</sub>		0.5		0.6		0.8	ns				
t <sub>CO</sub>		0.5		0.6		0.8	ns				
t <sub>COMB</sub>		0.4		0.6		0.8	ns				
t <sub>SU</sub>	0.4		0.6		0.7		ns				

Table 61. EPF10K200E Device EAB Internal Microparameters       Note (1)										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Мах				
t <sub>EABDATA1</sub>		2.0		2.4		3.2	ns			
t <sub>EABDATA1</sub>		0.4		0.5		0.6	ns			
t <sub>EABWE1</sub>		1.4		1.7		2.3	ns			
t <sub>EABWE2</sub>		0.0		0.0		0.0	ns			
t <sub>EABRE1</sub>		0		0		0	ns			
t <sub>EABRE2</sub>		0.4		0.5		0.6	ns			
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns			
t <sub>EABCO</sub>		0.8		0.9		1.2	ns			
t <sub>EABBYPASS</sub>		0.0		0.1		0.1	ns			
t <sub>EABSU</sub>	0.9		1.1		1.5		ns			
t <sub>EABH</sub>	0.4		0.5		0.6		ns			
t <sub>EABCLR</sub>	0.8		0.9		1.2		ns			
t <sub>AA</sub>		3.1		3.7		4.9	ns			
t <sub>WP</sub>	3.3		4.0		5.3		ns			
t <sub>RP</sub>	0.9		1.1		1.5		ns			
t <sub>WDSU</sub>	0.9		1.1		1.5		ns			
t <sub>WDH</sub>	0.1		0.1		0.1		ns			
t <sub>WASU</sub>	1.3		1.6		2.1		ns			
t <sub>WAH</sub>	2.1		2.5		3.3		ns			
t <sub>RASU</sub>	2.2		2.6		3.5		ns			
t <sub>RAH</sub>	0.1		0.1		0.2		ns			
t <sub>WO</sub>		2.0		2.4		3.2	ns			
t <sub>DD</sub>		2.0		2.4		3.2	ns			
t <sub>EABOUT</sub>		0.0		0.1		0.1	ns			
t <sub>EABCH</sub>	1.5		2.0		2.5		ns			
t <sub>EABCL</sub>	3.3		4.0		5.3		ns			

Table 62. EPF10K200E Device EAB Internal Timing Macroparameters (Part 1 of 2)

Note (1	)
---------	---

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABAA</sub>		5.1		6.4		8.4	ns
t <sub>EABRCOMB</sub>	5.1		6.4		8.4		ns
t <sub>EABRCREG</sub>	4.8		5.7		7.6		ns
t <sub>EABWP</sub>	3.3		4.0		5.3		ns