

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	624
Number of Logic Elements/Cells	4992
Total RAM Bits	49152
Number of I/O	274
Number of Gates	257000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	356-LBGA
Supplier Device Package	356-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k100ebi356-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Application	Resourc	es Used		Performance		Units
	LEs	EABs	-1 Speed Grade	-2 Speed Grade	-3 Speed Grade	
16-bit loadable counter	16	0	285	250	200	MHz
16-bit accumulator	16	0	285	250	200	MHz
16-to-1 multiplexer (1)	10	0	3.5	4.9	7.0	ns
16-bit multiplier with 3-stage pipeline (2)	592	0	156	131	93	MHz
256 × 16 RAM read cycle speed (2)	0	1	196	154	118	MHz
256 × 16 RAM write cycle	0	1	185	143	106	MHz

## Notes:

- (1) This application uses combinatorial inputs and outputs.
- (2) This application uses registered inputs and outputs.

Table 6 shows FLEX 10KE performance for more complex designs. These designs are available as Altera MegaCore $^{\circ}$  functions.

Table 6. FLEX 10KE Performance for Complex Designs											
Application	LEs Used		Performance								
		-1 Speed Grade	-2 Speed Grade	-3 Speed Grade							
8-bit, 16-tap parallel finite impulse response (FIR) filter	597	192	156	116	MSPS						
8-bit, 512-point fast Fourier	1,854	23.4	28.7	38.9	μ <b>s</b> (1)						
transform (FFT) function		113	92	68	MHz						
a16450 universal asynchronous receiver/transmitter (UART)	342	36	28	20.5	MHz						

#### Note:

(1) These values are for calculation time. Calculation time = number of clocks required /  $f_{max}$ . Number of clocks required = ceiling [log 2 (points)/2] × [points +14 + ceiling]

Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.

Embedded Array Block (EAB) I/O Element IOE IOE IOE IOE IOE IOE IOE IOE IOE (IOE) IOE Column Logic Array Interconnect EAB Logic Array Block (LAB) IOE Logic Element (LE) Row EAB Interconnect Local Interconnect Logic Array

Figure 1. FLEX 10KE Device Block Diagram

IOE

IOE

IOE

IOE

IOE

IOE

Embedded Array

FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.


IOE

IOE


Figure 11 shows the LE operating modes.

Figure 11. FLEX 10KE LE Operating Modes


## Normal Mode




### Arithmetic Mode



## **Up/Down Counter Mode**



### Clearable Counter Mode



#### Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is ANDed with a synchronous clear signal.

## Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

## Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the Altera Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

## **Asynchronous Clear**

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

## **Asynchronous Preset**

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

## Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

## **Asynchronous Load with Clear**

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

## **Asynchronous Load with Preset**

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

## **Asynchronous Load without Preset or Clear**

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

## FastTrack Interconnect Routing Structure

In the FLEX 10KE architecture, connections between LEs, EABs, and device I/O pins are provided by the FastTrack Interconnect routing structure, which is a series of continuous horizontal and vertical routing channels that traverses the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect routing structure consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the row. The column interconnect routes signals between rows and can drive I/O pins.

Row channels drive into the LAB or EAB local interconnect. The row signal is buffered at every LAB or EAB to reduce the effect of fan-out on delay. A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in a LAB drive the row interconnect.

Each column of LABs or EABs is served by a dedicated column interconnect. The column interconnect that serves the EABs has twice as many channels as other column interconnects. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs or EABs in the device. A signal from the column interconnect, which can be either the output of a LE or an input from an I/O pin, must be routed to the row interconnect before it can enter a LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, a LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This flexibility enables routing resources to be used more efficiently (see Figure 13).

On all FLEX 10KE devices (except EPF10K50E and EPF10K200E devices), the input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. EPF10K50S and EPF10K200S devices also support this feature. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time or turn it off to minimize setup time. This feature is used to reduce setup time for complex pin-to-register paths (e.g., PCI designs).

Each IOE selects the clock, clear, clock enable, and output enable controls from a network of I/O control signals called the peripheral control bus. The peripheral control bus uses high-speed drivers to minimize signal skew across the device and provides up to 12 peripheral control signals that can be allocated as follows:

- Up to eight output enable signals
- Up to six clock enable signals
- Up to two clock signals
- Up to two clear signals

If more than six clock enable or eight output enable signals are required, each IOE on the device can be controlled by clock enable and output enable signals driven by specific LEs. In addition to the two clock signals available on the peripheral control bus, each IOE can use one of two dedicated clock pins. Each peripheral control signal can be driven by any of the dedicated input pins or the first LE of each LAB in a particular row. In addition, a LE in a different row can drive a column interconnect, which causes a row interconnect to drive the peripheral control signal. The chipwide reset signal resets all IOE registers, overriding any other control signals.

When a dedicated clock pin drives IOE registers, it can be inverted for all IOEs in the device. All IOEs must use the same sense of the clock. For example, if any IOE uses the inverted clock, all IOEs must use the inverted clock and no IOE can use the non-inverted clock. However, LEs can still use the true or complement of the clock on a LAB-by-LAB basis.

The incoming signal may be inverted at the dedicated clock pin and will drive all IOEs. For the true and complement of a clock to be used to drive IOEs, drive it into both global clock pins. One global clock pin will supply the true, and the other will supply the complement.

When the true and complement of a dedicated input drives IOE clocks, two signals on the peripheral control bus are consumed, one for each sense of the clock.

## PCI Pull-Up Clamping Diode Option

FLEX 10KE devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the  $V_{\rm CCIO}$  value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When  $V_{\rm CCIO}$  is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When  $V_{\rm CCIO}$  is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which would allow a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

## Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects the falling edge of the output.

## **Open-Drain Output Option**

FLEX 10KE devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- $\mathbb{QR}$  plane.

## MultiVolt I/O Interface

The FLEX 10KE device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10KE devices in all packages to interface with systems of differing supply voltages. These devices have one set of  $V_{CC}$  pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10KE devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. FLEX 10KE devices can also be configured using the JTAG pins through the BitBlaster or ByteBlasterMV download cable, or via hardware that uses the Jam<sup>TM</sup> STAPL programming and test language. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. FLEX 10KE devices support the JTAG instructions shown in Table 15.

Table 15. FLEX 10KE JTAG Instructions									
JTAG Instruction	Description								
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.								
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.								
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.								
USERCODE	Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.								
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.								
ICR Instructions	These instructions are used when configuring a FLEX 10KE device via JTAG ports with a BitBlaster or ByteBlasterMV download cable, or using a Jam File (.jam) or Jam Byte-Code File (.jbc) via an embedded processor.								

The instruction register length of FLEX 10KE devices is 10 bits. The USERCODE register length in FLEX 10KE devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. Tables 16 and 17 show the boundary-scan register length and device IDCODE information for FLEX 10KE devices.

Table 16. FLEX 10KE Boundary-Scan Register Length							
Device	Boundary-Scan Register Length						
EPF10K30E	690						
EPF10K50E EPF10K50S	798						
EPF10K100E	1,050						
EPF10K130E	1,308						
EPF10K200E EPF10K200S	1,446						

Table 17. 32-Bit IDCODE for FLEX 10KE Devices Note (1)												
Device		IDCODE (32 Bits)										
	Version (4 Bits)	Part Number (16 Bits) Manufacturer's 1 (1 B Identity (11 Bits) (2)										
EPF10K30E	0001	0001 0000 0011 0000	00001101110	1								
EPF10K50E EPF10K50S	0001	0001 0000 0101 0000	00001101110	1								
EPF10K100E	0010	0000 0001 0000 0000	00001101110	1								
EPF10K130E	0001	0000 0001 0011 0000	00001101110	1								
EPF10K200E EPF10K200S	0001	0000 0010 0000 0000	00001101110	1								

#### Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10KE devices include weak pull-up resistors on the JTAG pins.




For more information, see the following documents:


- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

Figure 30. EAB Synchronous Timing Waveforms

## **EAB Synchronous Read**



## EAB Synchronous Write (EAB Output Registers Used)



Tables 31 through 37 show EPF10K30E device internal and external timing parameters.

Table 31. EPF10K30E Device LE Timing Microparameters (Part 1 of 2)  Note (1)											
Symbol	-1 Spec	-1 Speed Grade		-2 Speed Grade		d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
$t_{LUT}$		0.7		0.8		1.1	ns				
t <sub>CLUT</sub>		0.5		0.6		0.8	ns				
t <sub>RLUT</sub>		0.6		0.7		1.0	ns				
t <sub>PACKED</sub>		0.3		0.4		0.5	ns				
$t_{EN}$		0.6		0.8		1.0	ns				
t <sub>CICO</sub>		0.1		0.1		0.2	ns				
t <sub>CGEN</sub>		0.4		0.5		0.7	ns				

Table 31. EPF10K30E Device LE Timing Microparameters (Part 2 of 2) Note (1)										
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>CGENR</sub>		0.1		0.1		0.2	ns			
t <sub>CASC</sub>		0.6		0.8		1.0	ns			
$t_{\mathbb{C}}$		0.0		0.0		0.0	ns			
$t_{CO}$		0.3		0.4		0.5	ns			
t <sub>COMB</sub>		0.4		0.4		0.6	ns			
$t_{SU}$	0.4		0.6		0.6		ns			
$t_H$	0.7		1.0		1.3		ns			
t <sub>PRE</sub>		0.8		0.9		1.2	ns			
t <sub>CLR</sub>		0.8		0.9		1.2	ns			
t <sub>CH</sub>	2.0		2.5		2.5		ns			
$t_{CL}$	2.0		2.5		2.5		ns			

Table 32. EPF10K30E Device IOE Timing Microparameters Note (1)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>IOD</sub>		2.4		2.8		3.8	ns			
t <sub>IOC</sub>		0.3		0.4		0.5	ns			
t <sub>IOCO</sub>		1.0		1.1		1.6	ns			
t <sub>IOCOMB</sub>		0.0		0.0		0.0	ns			
t <sub>IOSU</sub>	1.2		1.4		1.9		ns			
t <sub>IOH</sub>	0.3		0.4		0.5		ns			
t <sub>IOCLR</sub>		1.0		1.1		1.6	ns			
t <sub>OD1</sub>		1.9		2.3		3.0	ns			
t <sub>OD2</sub>		1.4		1.8		2.5	ns			
t <sub>OD3</sub>		4.4		5.2		7.0	ns			
$t_{XZ}$		2.7		3.1		4.3	ns			
$t_{ZX1}$		2.7		3.1		4.3	ns			
$t_{ZX2}$		2.2		2.6		3.8	ns			
$t_{ZX3}$		5.2		6.0		8.3	ns			
t <sub>INREG</sub>		3.4		4.1		5.5	ns			
t <sub>IOFD</sub>		0.8		1.3		2.4	ns			
t <sub>INCOMB</sub>		0.8		1.3		2.4	ns			

Table 37. EPF10K30E External Bidirectional Timing Parameters Notes (1), (2)										
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>INSUBIDIR</sub> (3)	2.8		3.9		5.2		ns			
t <sub>INHBIDIR</sub> (3)	0.0		0.0		0.0		ns			
t <sub>INSUBIDIR</sub> (4)	3.8		4.9		-		ns			
t <sub>INHBIDIR</sub> (4)	0.0		0.0		_		ns			
t <sub>OUTCOBIDIR</sub> (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns			
t <sub>XZBIDIR</sub> (3)		6.1		7.5		9.7	ns			
t <sub>ZXBIDIR</sub> (3)		6.1		7.5		9.7	ns			
t <sub>OUTCOBIDIR</sub> (4)	0.5	3.9	0.5	4.9	_	_	ns			
t <sub>XZBIDIR</sub> (4)		5.1		6.5		_	ns			
t <sub>ZXBIDIR</sub> (4)		5.1		6.5		_	ns			

## Notes to tables:

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 38 through 44 show EPF10K50E device internal and external timing parameters.

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
$t_{LUT}$		0.6		0.9		1.3	ns
$t_{CLUT}$		0.5		0.6		0.8	ns
$t_{RLUT}$		0.7		0.8		1.1	ns
t <sub>PACKED</sub>		0.4		0.5		0.6	ns
$t_{EN}$		0.6		0.7		0.9	ns
$t_{CICO}$		0.2		0.2		0.3	ns
t <sub>CGEN</sub>		0.5		0.5		0.8	ns
t <sub>CGENR</sub>		0.2		0.2		0.3	ns
t <sub>CASC</sub>	_	0.8		1.0		1.4	ns
$t_C$	_	0.5		0.6		0.8	ns
$t_{\rm CO}$		0.7		0.7		0.9	ns
$t_{COMB}$		0.5		0.6		0.8	ns
$t_{SU}$	0.7		0.7		0.8		ns

Table 41. EPF10K50E Device EAB Internal Timing Macroparameters Note (1)									
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>EABAA</sub>		6.4		7.6		10.2	ns		
t <sub>EABRCOMB</sub>	6.4		7.6		10.2		ns		
t <sub>EABRCREG</sub>	4.4		5.1		7.0		ns		
t <sub>EABWP</sub>	2.5		2.9		3.9		ns		
t <sub>EABWCOMB</sub>	6.0		7.0		9.5		ns		
t <sub>EABWCREG</sub>	6.8		7.8		10.6		ns		
t <sub>EABDD</sub>		5.7		6.7		9.0	ns		
t <sub>EABDATACO</sub>		0.8		0.9		1.3	ns		
t <sub>EABDATASU</sub>	1.5		1.7		2.3		ns		
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWESU</sub>	1.3		1.4		2.0		ns		
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWDSU</sub>	1.5		1.7		2.3		ns		
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWASU</sub>	3.0		3.6		4.8		ns		
t <sub>EABWAH</sub>	0.5		0.5		0.8		ns		
t <sub>EABWO</sub>		5.1		6.0		8.1	ns		

Table 42. EPF10K50E Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>DIN2IOE</sub>		3.5		4.3		5.6	ns		
t <sub>DIN2LE</sub>		2.1		2.5		3.4	ns		
t <sub>DIN2DATA</sub>		2.2		2.4		3.1	ns		
t <sub>DCLK2IOE</sub>		2.9		3.5		4.7	ns		
t <sub>DCLK2LE</sub>		2.1		2.5		3.4	ns		
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns		
t <sub>SAMEROW</sub>		1.1		1.1		1.5	ns		
t <sub>SAME</sub> COLUMN		0.8		1.0		1.3	ns		
t <sub>DIFFROW</sub>		1.9		2.1		2.8	ns		
t <sub>TWOROWS</sub>		3.0		3.2		4.3	ns		
t <sub>LEPERIPH</sub>		3.1		3.3		3.7	ns		
t <sub>LABCARRY</sub>		0.1		0.1		0.2	ns		
t <sub>LABCASC</sub>		0.3		0.3		0.5	ns		

Table 53. EPF10K130E Device IOE Timing Microparameters Note (1)									
Symbol	-1 Spec	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>OD3</sub>		4.0		5.6		7.5	ns		
$t_{XZ}$		2.8		4.1		5.5	ns		
$t_{ZX1}$		2.8		4.1		5.5	ns		
$t_{ZX2}$		2.8		4.1		5.5	ns		
$t_{ZX3}$		4.0		5.6		7.5	ns		
t <sub>INREG</sub>		2.5		3.0		4.1	ns		
t <sub>IOFD</sub>		0.4		0.5		0.6	ns		
t <sub>INCOMB</sub>		0.4		0.5		0.6	ns		

Table 54. EPF10K	130E Device	EAB Interna	al Micropara	<b>imeters</b> (Pa	ort 1 of 2)	Note (1)	
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		1.5		2.0		2.6	ns
t <sub>EABDATA2</sub>		0.0		0.0		0.0	ns
t <sub>EABWE1</sub>		1.5		2.0		2.6	ns
t <sub>EABWE2</sub>		0.3		0.4		0.5	ns
t <sub>EABRE1</sub>		0.3		0.4		0.5	ns
t <sub>EABRE2</sub>		0.0		0.0		0.0	ns
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.3		0.4		0.5	ns
t <sub>EABBYPASS</sub>		0.1		0.1		0.2	ns
t <sub>EABSU</sub>	0.8		1.0		1.4		ns
t <sub>EABH</sub>	0.1		0.2		0.2		ns
t <sub>EABCLR</sub>	0.3		0.4		0.5		ns
$t_{AA}$		4.0		5.0		6.6	ns
$t_{WP}$	2.7		3.5		4.7		ns
$t_{RP}$	1.0		1.3		1.7		ns
t <sub>WDSU</sub>	1.0		1.3		1.7		ns
t <sub>WDH</sub>	0.2		0.2		0.3		ns
t <sub>WASU</sub>	1.6		2.1		2.8		ns
t <sub>WAH</sub>	1.6		2.1		2.8		ns
t <sub>RASU</sub>	3.0		3.9		5.2		ns
t <sub>RAH</sub>	0.1		0.1		0.2		ns
$t_{WO}$		1.5		2.0		2.6	ns

Table 56. EPF10K130E Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>DIN2IOE</sub>		2.8		3.5		4.4	ns		
t <sub>DIN2LE</sub>		0.7		1.2		1.6	ns		
t <sub>DIN2DATA</sub>		1.6		1.9		2.2	ns		
t <sub>DCLK2IOE</sub>		1.6		2.1		2.7	ns		
t <sub>DCLK2LE</sub>		0.7		1.2		1.6	ns		
t <sub>SAMELAB</sub>		0.1		0.2		0.2	ns		
t <sub>SAMEROW</sub>		1.9		3.4		5.1	ns		
t <sub>SAME</sub> COLUMN		0.9		2.6		4.4	ns		
t <sub>DIFFROW</sub>		2.8		6.0		9.5	ns		
t <sub>TWOROWS</sub>		4.7		9.4		14.6	ns		
t <sub>LEPERIPH</sub>		3.1		4.7		6.9	ns		
t <sub>LABCARRY</sub>		0.6		0.8		1.0	ns		
t <sub>LABCASC</sub>		0.9		1.2		1.6	ns		

Table 57. EPF10K130E External Timing Parameters Notes (1), (2)									
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>DRR</sub>		9.0		12.0		16.0	ns		
t <sub>INSU</sub> (3)	1.9		2.1		3.0		ns		
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns		
t <sub>outco</sub> (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns		
t <sub>INSU</sub> (4)	0.9		1.1		-		ns		
t <sub>INH</sub> (4)	0.0		0.0		-		ns		
t <sub>OUTCO</sub> (4)	0.5	4.0	0.5	6.0	-	-	ns		
t <sub>PCISU</sub>	3.0		6.2		-		ns		
t <sub>PCIH</sub>	0.0		0.0		-		ns		
t <sub>PCICO</sub>	2.0	6.0	2.0	6.9	_	_	ns		

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		1.7		2.4		3.2	ns
t <sub>EABDATA2</sub>		0.4		0.6		0.8	ns
t <sub>EABWE1</sub>		1.0		1.4		1.9	ns
t <sub>EABWE2</sub>		0.0		0.0		0.0	ns
t <sub>EABRE1</sub>		0.0		0.0		0.0	
t <sub>EABRE2</sub>		0.4		0.6		0.8	
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.8		1.1		1.5	ns
t <sub>EABBYPASS</sub>		0.0		0.0		0.0	ns
t <sub>EABSU</sub>	0.7		1.0		1.3		ns
t <sub>EABH</sub>	0.4		0.6		0.8		ns
t <sub>EABCLR</sub>	0.8		1.1		1.5		
$t_{AA}$		2.0		2.8		3.8	ns
$t_{WP}$	2.0		2.8		3.8		ns
$t_{RP}$	1.0		1.4		1.9		
t <sub>WDSU</sub>	0.5		0.7		0.9		ns
$t_{WDH}$	0.1		0.1		0.2		ns
t <sub>WASU</sub>	1.0		1.4		1.9		ns
t <sub>WAH</sub>	1.5		2.1		2.9		ns
t <sub>RASU</sub>	1.5		2.1		2.8		
t <sub>RAH</sub>	0.1		0.1		0.2		
$t_{WO}$		2.1		2.9		4.0	ns
t <sub>DD</sub>		2.1		2.9		4.0	ns
t <sub>EABOUT</sub>		0.0		0.0		0.0	ns
t <sub>EABCH</sub>	1.5		2.0		2.5		ns
t <sub>EABCL</sub>	1.5		2.0		2.5		ns

Table 69. EPF10K50S Device EAB Internal Timing Macroparameters Note (1)									
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>EABAA</sub>		3.7		5.2		7.0	ns		
t <sub>EABRCCOMB</sub>	3.7		5.2		7.0		ns		
t <sub>EABRCREG</sub>	3.5		4.9		6.6		ns		
t <sub>EABWP</sub>	2.0		2.8		3.8		ns		
t <sub>EABWCCOMB</sub>	4.5		6.3		8.6		ns		
t <sub>EABWCREG</sub>	5.6		7.8		10.6		ns		
$t_{EABDD}$		3.8		5.3		7.2	ns		
t <sub>EABDATACO</sub>		0.8		1.1		1.5	ns		
t <sub>EABDATASU</sub>	1.1		1.6		2.1		ns		
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWESU</sub>	0.7		1.0		1.3		ns		
t <sub>EABWEH</sub>	0.4		0.6		0.8		ns		
t <sub>EABWDSU</sub>	1.2		1.7		2.2		ns		
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWASU</sub>	1.6		2.3		3.0		ns		
t <sub>EABWAH</sub>	0.9		1.2		1.8		ns		
t <sub>EABWO</sub>		3.1		4.3	-	5.9	ns		

Table 70. EPF10	K50S Device	Interconnec	t Timing Mi	croparamete	e <b>rs</b> Note	(1)	
Symbol	-1 Spec	ed Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		3.1		3.7		4.6	ns
t <sub>DIN2LE</sub>		1.7		2.1		2.7	ns
t <sub>DIN2DATA</sub>		2.7		3.1		5.1	ns
t <sub>DCLK2IOE</sub>		1.6		1.9		2.6	ns
t <sub>DCLK2LE</sub>		1.7		2.1		2.7	ns
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns
t <sub>SAMEROW</sub>		1.5		1.7		2.4	ns
t <sub>SAME</sub> COLUMN		1.0		1.3		2.1	ns
t <sub>DIFFROW</sub>		2.5		3.0		4.5	ns
t <sub>TWOROWS</sub>		4.0		4.7		6.9	ns
t <sub>LEPERIPH</sub>		2.6		2.9		3.4	ns
t <sub>LABCARRY</sub>		0.1		0.2		0.2	ns
t <sub>LABCASC</sub>		0.8		1.0		1.3	ns

Table 76. EPF10K200S Device EAB Internal Timing Macroparameters Note (1)									
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>EABAA</sub>		3.9		6.4		8.4	ns		
t <sub>EABRCOMB</sub>	3.9		6.4		8.4		ns		
t <sub>EABRCREG</sub>	3.6		5.7		7.6		ns		
t <sub>EABWP</sub>	2.1		4.0		5.3		ns		
t <sub>EABWCOMB</sub>	4.8		8.1		10.7		ns		
t <sub>EABWCREG</sub>	5.4		8.0		10.6		ns		
t <sub>EABDD</sub>		3.8		5.1		6.7	ns		
t <sub>EABDATA</sub> CO		0.8		1.0		1.3	ns		
t <sub>EABDATASU</sub>	1.1		1.6		2.1		ns		
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWESU</sub>	0.7		1.1		1.5		ns		
t <sub>EABWEH</sub>	0.4		0.5		0.6		ns		
t <sub>EABWDSU</sub>	1.2		1.8		2.4		ns		
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWASU</sub>	1.9		3.6		4.7		ns		
t <sub>EABWAH</sub>	0.8		0.5		0.7		ns		
t <sub>EABWO</sub>		3.1		4.4		5.8	ns		

Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 1 of 2) Note (1)									
Symbol	-1 Spec	ed Grade	-2 Spee	-2 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>DIN2IOE</sub>		4.4		4.8		5.5	ns		
t <sub>DIN2LE</sub>		0.6		0.6		0.9	ns		
t <sub>DIN2DATA</sub>		1.8		2.1		2.8	ns		
t <sub>DCLK2IOE</sub>		1.7		2.0		2.8	ns		
t <sub>DCLK2LE</sub>		0.6		0.6		0.9	ns		
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns		
t <sub>SAMEROW</sub>		3.0		4.6		5.7	ns		
t <sub>SAME</sub> COLUMN		3.5		4.9		6.4	ns		
t <sub>DIFFROW</sub>		6.5		9.5		12.1	ns		
t <sub>TWOROWS</sub>		9.5		14.1		17.8	ns		
t <sub>LEPERIPH</sub>		5.5		6.2		7.2	ns		
t <sub>LABCARRY</sub>		0.3		0.1		0.2	ns		

# Device Pin-Outs

See the Altera web site (http://www.altera.com) or the Altera Digital Library for pin-out information.

## Revision History

The information contained in the *FLEX 10KE Embedded Programmable Logic Data Sheet* version 2.5 supersedes information published in previous versions.

## Version 2.5

The following changes were made to the *FLEX 10KE Embedded Programmable Logic Data Sheet* version 2.5:

- Note (1) added to Figure 23.
- Text added to "I/O Element" section on page 34.
- Updated Table 22.

## Version 2.4

The following changes were made to the *FLEX 10KE Embedded Programmable Logic Data Sheet* version 2.4: updated text on page 34 and page 63.