# E·XFL

### Intel - EPF10K100EFC256-1X Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 624   |
| Number of Logic Elements/Cells | 4992  |
| Total RAM Bits                 | 49152   |
| Number of I/O                  | 191   |
| Number of Gates                | 257000  |
| Voltage - Supply               | 2.375V ~ 2.625V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 70°C (TA)   |
| Package / Case                 | 256-BGA   |
| Supplier Device Package        | 256-FBGA (17x17)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/epf10k100efc256-1x |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 4. FLEX 10KE Package Sizes   |                     |                 |                         |                            |                    |                            |                |                    |                            |  |
|--|---------------------|-----------------|-------------------------|----------------------------|--------------------|----------------------------|----------------|--------------------|----------------------------|--|
| Device   | 144-<br>Pin<br>TQFP | 208-Pin<br>PQFP | 240-Pin<br>PQFP<br>RQFP | 256-Pin<br>FineLine<br>BGA | 356-<br>Pin<br>BGA | 484-Pin<br>FineLine<br>BGA | 599-Pin<br>PGA | 600-<br>Pin<br>BGA | 672-Pin<br>FineLine<br>BGA |  |
| Pitch (mm)   | 0.50                | 0.50            | 0.50                    | 1.0                        | 1.27               | 1.0                        | -              | 1.27               | 1.0                        |  |
| Area (mm <sup>2</sup> )  | 484                 | 936             | 1,197                   | 289                        | 1,225              | 529                        | 3,904          | 2,025              | 729                        |  |
| $\begin{array}{l} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$ | 22 × 22             | 30.6 × 30.6     | 34.6×34.6               | 17 × 17                    | 35×35              | 23 × 23                    | 62.5 × 62.5    | 45×45              | 27 × 27                    |  |

## General Description

Altera FLEX 10KE devices are enhanced versions of FLEX 10K devices. Based on reconfigurable CMOS SRAM elements, the FLEX architecture incorporates all features necessary to implement common gate array megafunctions. With up to 200,000 typical gates, FLEX 10KE devices provide the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.

The ability to reconfigure FLEX 10KE devices enables 100% testing prior to shipment and allows the designer to focus on simulation and design verification. FLEX 10KE reconfigurability eliminates inventory management for gate array designs and generation of test vectors for fault coverage.

Table 5 shows FLEX 10KE performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LE in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

#### Logic Element

The LE, the smallest unit of logic in the FLEX 10KE architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure (see Figure 8).



In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.



#### ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 19 shows the incoming and generated clock specifications.

#### Figure 19. Specifications for Incoming & Generated Clocks

The  $t_l$  parameter refers to the nominal input clock period; the  $t_0$  parameter refers to the nominal output clock period.



The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V V<sub>CCINT</sub> level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V<sub>CCIO</sub> levels higher than 3.0 V achieve a faster timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ .

| Table 14. FLEX 10KE MultiVolt I/O Support |                                    |              |       |      |              |   |  |  |
|---|------------------------------------|--------------|-------|------|--------------|---|--|--|
| V <sub>CCIO</sub> (V)                     | Input Signal (V) Output Signal (V) |              |       |      |              |   |  |  |
|   | 2.5 3.3 5.0 2.5 3.3 5.0            |              |       |      |              |   |  |  |
| 2.5                                       | ~                                  | ✓(1)         | ✓ (1) | ~    |              |   |  |  |
| 3.3                                       | $\checkmark$                       | $\checkmark$ | ✓ (1) | ✓(2) | $\checkmark$ | ~ |  |  |

Table 14 summarizes FLEX 10KE MultiVolt I/O support.

#### Notes:

(1) The PCI clamping diode must be disabled to drive an input with voltages higher than  $V_{\rm CCIO}$ .

(2) When  $V_{CCIO}$  = 3.3 V, a FLEX 10KE device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on FLEX 10KE devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a  $V_{\rm IH}$  of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I<sub>OL</sub> current specification should be considered when selecting a pull-up resistor.

#### Power Sequencing & Hot-Socketing

Because FLEX 10KE devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The  $V_{\rm CCIO}$  and  $V_{\rm CCINT}$  power planes can be powered in any order.

Signals can be driven into FLEX 10KE devices before and during power up without damaging the device. Additionally, FLEX 10KE devices do not drive out during power up. Once operating conditions are reached, FLEX 10KE devices operate as specified by the user.

| Table 23. FLEX 10KE Device Capacitance     Note (14) |   |                                     |     |     |      |  |  |  |  |
|--|---|-------------------------------------|-----|-----|------|--|--|--|--|
| Symbol   | Parameter                                   | Conditions                          | Min | Max | Unit |  |  |  |  |
| CIN  | Input capacitance                           | V <sub>IN</sub> = 0 V, f = 1.0 MHz  |     | 10  | pF   |  |  |  |  |
| CINCLK   | Input capacitance on<br>dedicated clock pin | V <sub>IN</sub> = 0 V, f = 1.0 MHz  |     | 12  | pF   |  |  |  |  |
| C <sub>OUT</sub>                                     | Output capacitance                          | V <sub>OUT</sub> = 0 V, f = 1.0 MHz |     | 10  | pF   |  |  |  |  |

#### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before  $V_{CCINT}$  and  $V_{CCIO}$  are powered.
- (6) Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 2.5$  V, and  $V_{CCIO} = 2.5$  V or 3.3 V.
- (7) These values are specified under the FLEX 10KE Recommended Operating Conditions shown in Tables 20 and 21.
  (8) The FLEX 10KE input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS
- signals. Additionally, the input buffers are 3.3-V PCI compliant when  $V_{CCIO}$  and  $V_{CCINT}$  meet the relationship shown in Figure 22.
- (9) The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed-grade commercial-temperature devices and -2 speed-grade-industrial temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than  $V_{CCIO}$  by an external source.
- (14) Capacitance is sample-tested only.

Figure 22 shows the required relationship between  $V_{CCIO}$  and  $V_{CCINT}$  for 3.3-V PCI compliance.



Figure 23 shows the typical output drive characteristics of FLEX 10KE devices with 3.3-V and 2.5-V V<sub>CCIO</sub>. The output driver is compliant to the 3.3-V *PCI Local Bus Specification*, *Revision 2.2* (when VCCIO pins are connected to 3.3 V). FLEX 10KE devices with a -1 speed grade also comply with the drive strength requirements of the *PCI Local Bus Specification*, *Revision 2.2* (when VCCINT pins are powered with a minimum supply of 2.375 V, and VCCIO pins are connected to 3.3 V). Therefore, these devices can be used in open 5.0-V PCI systems.





#### Figure 23. Output Drive Characteristics of FLEX 10KE Devices Note (1)

#### Note:

(1) These are transient (AC) currents.

## **Timing Model**

The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (*t*<sub>CO</sub>)
- Interconnect delay (t<sub>SAMEROW</sub>)
- **LE** look-up table delay  $(t_{LUT})$
- **LE** register setup time  $(t_{SU})$

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Figure 25. FLEX 10KE Device LE Timing Model



| Table 30. External Bidirectional Timing Parameters         Note (9) |   |            |  |  |  |  |  |
|---|---|------------|--|--|--|--|--|
| Symbol  | Parameter   | Conditions |  |  |  |  |  |
| <sup>t</sup> INSUBIDIR  | Setup time for bi-directional pins with global clock at same-row or same-<br>column LE register |            |  |  |  |  |  |
| t <sub>INHBIDIR</sub>   | Hold time for bidirectional pins with global clock at same-row or same-column LE register       |            |  |  |  |  |  |
| t <sub>INH</sub>  | Hold time with global clock at IOE register   |            |  |  |  |  |  |
| t <sub>OUTCOBIDIR</sub>   | Clock-to-output delay for bidirectional pins with global clock at IOE register                  | C1 = 35 pF |  |  |  |  |  |
| t <sub>XZBIDIR</sub>  | Synchronous IOE output buffer disable delay   | C1 = 35 pF |  |  |  |  |  |
| t <sub>ZXBIDIR</sub>  | Synchronous IOE output buffer enable delay, slow slew rate= off                                 | C1 = 35 pF |  |  |  |  |  |

#### Notes to tables:

- (1) Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- (2) Operating conditions: VCCIO =  $3.3 \text{ V} \pm 10\%$  for commercial or industrial use.
- (3) Operating conditions: VCCIO = 2.5 V ±5% for commercial or industrial use in EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E, and EPF10K200S devices.
- (4) Operating conditions: VCCIO = 3.3 V.
- (5) Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- (6) EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- (7) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (8) Contact Altera Applications for test circuit specifications and test conditions.
- (9) This timing parameter is sample-tested only.
- (10) This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local Bus Specification, revision 2.2.

Figure 30. EAB Synchronous Timing Waveforms



#### EAB Synchronous Write (EAB Output Registers Used)



## Tables 31 through 37 show EPF10K30E device internal and external timing parameters.

| Table 31. EPF10K30E Device LE Timing Microparameters (Part 1 of 2)       Note (1) |         |          |         |                               |     |      |    |  |  |
|---|---------|----------|---------|-------------------------------|-----|------|----|--|--|
| Symbol  | -1 Spee | ed Grade | -2 Spee | -2 Speed Grade -3 Speed Grade |     | Unit |    |  |  |
|   | Min     | Max      | Min     | Max                           | Min | Max  |    |  |  |
| t <sub>LUT</sub>  |         | 0.7      |         | 0.8                           |     | 1.1  | ns |  |  |
| t <sub>CLUT</sub>   |         | 0.5      |         | 0.6                           |     | 0.8  | ns |  |  |
| t <sub>RLUT</sub>   |         | 0.6      |         | 0.7                           |     | 1.0  | ns |  |  |
| t <sub>PACKED</sub>   |         | 0.3      |         | 0.4                           |     | 0.5  | ns |  |  |
| t <sub>EN</sub>   |         | 0.6      |         | 0.8                           |     | 1.0  | ns |  |  |
| t <sub>CICO</sub>   |         | 0.1      |         | 0.1                           |     | 0.2  | ns |  |  |
| t <sub>CGEN</sub>   |         | 0.4      |         | 0.5                           |     | 0.7  | ns |  |  |

| Table 33. EPF10K30E Device EAB Internal Microparameters       Note (1) |         |                |     |          |         |          |      |  |
|--|---------|----------------|-----|----------|---------|----------|------|--|
| Symbol   | -1 Spee | -1 Speed Grade |     | ed Grade | -3 Spee | ed Grade | Unit |  |
|  | Min     | Max            | Min | Мах      | Min     | Мах      |      |  |
| t <sub>EABDATA1</sub>  |         | 1.7            |     | 2.0      |         | 2.3      | ns   |  |
| t <sub>EABDATA1</sub>  |         | 0.6            |     | 0.7      |         | 0.8      | ns   |  |
| t <sub>EABWE1</sub>  |         | 1.1            |     | 1.3      |         | 1.4      | ns   |  |
| t <sub>EABWE2</sub>  |         | 0.4            |     | 0.4      |         | 0.5      | ns   |  |
| t <sub>EABRE1</sub>  |         | 0.8            |     | 0.9      |         | 1.0      | ns   |  |
| t <sub>EABRE2</sub>  |         | 0.4            |     | 0.4      |         | 0.5      | ns   |  |
| t <sub>EABCLK</sub>  |         | 0.0            |     | 0.0      |         | 0.0      | ns   |  |
| t <sub>EABCO</sub>   |         | 0.3            |     | 0.3      |         | 0.4      | ns   |  |
| t <sub>EABBYPASS</sub>   |         | 0.5            |     | 0.6      |         | 0.7      | ns   |  |
| t <sub>EABSU</sub>   | 0.9     |                | 1.0 |          | 1.2     |          | ns   |  |
| t <sub>EABH</sub>  | 0.4     |                | 0.4 |          | 0.5     |          | ns   |  |
| t <sub>EABCLR</sub>  | 0.3     |                | 0.3 |          | 0.3     |          | ns   |  |
| t <sub>AA</sub>  |         | 3.2            |     | 3.8      |         | 4.4      | ns   |  |
| t <sub>WP</sub>  | 2.5     |                | 2.9 |          | 3.3     |          | ns   |  |
| t <sub>RP</sub>  | 0.9     |                | 1.1 |          | 1.2     |          | ns   |  |
| t <sub>WDSU</sub>  | 0.9     |                | 1.0 |          | 1.1     |          | ns   |  |
| t <sub>WDH</sub>   | 0.1     |                | 0.1 |          | 0.1     |          | ns   |  |
| t <sub>WASU</sub>  | 1.7     |                | 2.0 |          | 2.3     |          | ns   |  |
| t <sub>WAH</sub>   | 1.8     |                | 2.1 |          | 2.4     |          | ns   |  |
| t <sub>RASU</sub>  | 3.1     |                | 3.7 |          | 4.2     |          | ns   |  |
| t <sub>RAH</sub>   | 0.2     |                | 0.2 |          | 0.2     |          | ns   |  |
| t <sub>WO</sub>  |         | 2.5            |     | 2.9      |         | 3.3      | ns   |  |
| t <sub>DD</sub>  |         | 2.5            |     | 2.9      |         | 3.3      | ns   |  |
| t <sub>EABOUT</sub>  |         | 0.5            |     | 0.6      |         | 0.7      | ns   |  |
| t <sub>EABCH</sub>   | 1.5     |                | 2.0 |          | 2.3     |          | ns   |  |
| t <sub>EABCL</sub>   | 2.5     |                | 2.9 |          | 3.3     |          | ns   |  |

| Table 34. EPF10K30E Device EAB Internal Timing Macroparameters       Note (1) |         |          |         |          |         |          |      |  |
|---|---------|----------|---------|----------|---------|----------|------|--|
| Symbol  | -1 Spee | ed Grade | -2 Spee | ed Grade | -3 Spee | ed Grade | Unit |  |
|   | Min     | Max      | Min     | Max      | Min     | Мах      |      |  |
| t <sub>EABAA</sub>  |         | 6.4      |         | 7.6      |         | 8.8      | ns   |  |
| t <sub>EABRCOMB</sub>   | 6.4     |          | 7.6     |          | 8.8     |          | ns   |  |
| t <sub>EABRCREG</sub>   | 4.4     |          | 5.1     |          | 6.0     |          | ns   |  |
| t <sub>EABWP</sub>  | 2.5     |          | 2.9     |          | 3.3     |          | ns   |  |
| t <sub>EABWCOMB</sub>   | 6.0     |          | 7.0     |          | 8.0     |          | ns   |  |
| t <sub>EABWCREG</sub>   | 6.8     |          | 7.8     |          | 9.0     |          | ns   |  |
| t <sub>EABDD</sub>  |         | 5.7      |         | 6.7      |         | 7.7      | ns   |  |
| t <sub>EABDATACO</sub>  |         | 0.8      |         | 0.9      |         | 1.1      | ns   |  |
| t <sub>EABDATASU</sub>  | 1.5     |          | 1.7     |          | 2.0     |          | ns   |  |
| t <sub>EABDATAH</sub>   | 0.0     |          | 0.0     |          | 0.0     |          | ns   |  |
| t <sub>EABWESU</sub>  | 1.3     |          | 1.4     |          | 1.7     |          | ns   |  |
| t <sub>EABWEH</sub>   | 0.0     |          | 0.0     |          | 0.0     |          | ns   |  |
| t <sub>EABWDSU</sub>  | 1.5     |          | 1.7     |          | 2.0     |          | ns   |  |
| t <sub>EABWDH</sub>   | 0.0     |          | 0.0     |          | 0.0     |          | ns   |  |
| t <sub>EABWASU</sub>  | 3.0     |          | 3.6     |          | 4.3     |          | ns   |  |
| t <sub>EABWAH</sub>   | 0.5     |          | 0.5     |          | 0.4     |          | ns   |  |
| t <sub>EABWO</sub>  |         | 5.1      |         | 6.0      |         | 6.8      | ns   |  |

| Table 47. EPF10K100E Device EAB Internal Microparameters       Note (1) |         |          |         |          |         |          |      |  |
|---|---------|----------|---------|----------|---------|----------|------|--|
| Symbol  | -1 Spee | ed Grade | -2 Spee | ed Grade | -3 Spee | ed Grade | Unit |  |
|   | Min     | Max      | Min     | Max      | Min     | Мах      |      |  |
| t <sub>EABDATA1</sub>   |         | 1.5      |         | 2.0      |         | 2.6      | ns   |  |
| t <sub>EABDATA1</sub>   |         | 0.0      |         | 0.0      |         | 0.0      | ns   |  |
| t <sub>EABWE1</sub>   |         | 1.5      |         | 2.0      |         | 2.6      | ns   |  |
| t <sub>EABWE2</sub>   |         | 0.3      |         | 0.4      |         | 0.5      | ns   |  |
| t <sub>EABRE1</sub>   |         | 0.3      |         | 0.4      |         | 0.5      | ns   |  |
| t <sub>EABRE2</sub>   |         | 0.0      |         | 0.0      |         | 0.0      | ns   |  |
| t <sub>EABCLK</sub>   |         | 0.0      |         | 0.0      |         | 0.0      | ns   |  |
| t <sub>EABCO</sub>  |         | 0.3      |         | 0.4      |         | 0.5      | ns   |  |
| t <sub>EABBYPASS</sub>  |         | 0.1      |         | 0.1      |         | 0.2      | ns   |  |
| t <sub>EABSU</sub>  | 0.8     |          | 1.0     |          | 1.4     |          | ns   |  |
| t <sub>EABH</sub>   | 0.1     |          | 0.1     |          | 0.2     |          | ns   |  |
| t <sub>EABCLR</sub>   | 0.3     |          | 0.4     |          | 0.5     |          | ns   |  |
| t <sub>AA</sub>   |         | 4.0      |         | 5.1      |         | 6.6      | ns   |  |
| t <sub>WP</sub>   | 2.7     |          | 3.5     |          | 4.7     |          | ns   |  |
| t <sub>RP</sub>   | 1.0     |          | 1.3     |          | 1.7     |          | ns   |  |
| t <sub>WDSU</sub>   | 1.0     |          | 1.3     |          | 1.7     |          | ns   |  |
| t <sub>WDH</sub>  | 0.2     |          | 0.2     |          | 0.3     |          | ns   |  |
| t <sub>WASU</sub>   | 1.6     |          | 2.1     |          | 2.8     |          | ns   |  |
| t <sub>WAH</sub>  | 1.6     |          | 2.1     |          | 2.8     |          | ns   |  |
| t <sub>RASU</sub>   | 3.0     |          | 3.9     |          | 5.2     |          | ns   |  |
| t <sub>RAH</sub>  | 0.1     |          | 0.1     |          | 0.2     |          | ns   |  |
| t <sub>WO</sub>   |         | 1.5      |         | 2.0      |         | 2.6      | ns   |  |
| t <sub>DD</sub>   |         | 1.5      |         | 2.0      |         | 2.6      | ns   |  |
| t <sub>EABOUT</sub>   |         | 0.2      |         | 0.3      |         | 0.3      | ns   |  |
| t <sub>EABCH</sub>  | 1.5     |          | 2.0     |          | 2.5     |          | ns   |  |
| t <sub>EABCL</sub>  | 2.7     |          | 3.5     |          | 4.7     |          | ns   |  |

Table 48. EPF10K100E Device EAB Internal Timing Macroparameters (Part 1 of

| 2) | Note | (1)   |
|----|------|-------|
| -/ |      | · · / |

| Symbol                | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-----------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                       | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>EABAA</sub>    |                | 5.9 |                | 7.6 |                | 9.9 | ns   |
| t <sub>EABRCOMB</sub> | 5.9            |     | 7.6            |     | 9.9            |     | ns   |
| t <sub>EABRCREG</sub> | 5.1            |     | 6.5            |     | 8.5            |     | ns   |
| t <sub>EABWP</sub>    | 2.7            |     | 3.5            |     | 4.7            |     | ns   |

| Table 53. EPF10K130E Device IOE Timing Microparameters       Note (1) |         |          |         |                |     |         |      |  |
|---|---------|----------|---------|----------------|-----|---------|------|--|
| Symbol  | -1 Spee | ed Grade | -2 Spee | -2 Speed Grade |     | d Grade | Unit |  |
|   | Min     | Max      | Min     | Max            | Min | Max     |      |  |
| t <sub>OD3</sub>  |         | 4.0      |         | 5.6            |     | 7.5     | ns   |  |
| t <sub>XZ</sub>   |         | 2.8      |         | 4.1            |     | 5.5     | ns   |  |
| t <sub>ZX1</sub>  |         | 2.8      |         | 4.1            |     | 5.5     | ns   |  |
| t <sub>ZX2</sub>  |         | 2.8      |         | 4.1            |     | 5.5     | ns   |  |
| t <sub>ZX3</sub>  |         | 4.0      |         | 5.6            |     | 7.5     | ns   |  |
| t <sub>INREG</sub>  |         | 2.5      |         | 3.0            |     | 4.1     | ns   |  |
| t <sub>IOFD</sub>   |         | 0.4      |         | 0.5            |     | 0.6     | ns   |  |
| t <sub>INCOMB</sub>   |         | 0.4      |         | 0.5            |     | 0.6     | ns   |  |

| Symbol                 | -1 Spee | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |    |
|------------------------|---------|----------------|-----|----------------|-----|----------------|----|
|                        | Min     | Max            | Min | Max            | Min | Мах            | -  |
| t <sub>EABDATA1</sub>  |         | 1.5            |     | 2.0            |     | 2.6            | ns |
| t <sub>EABDATA2</sub>  |         | 0.0            |     | 0.0            |     | 0.0            | ns |
| t <sub>EABWE1</sub>    |         | 1.5            |     | 2.0            |     | 2.6            | ns |
| t <sub>EABWE2</sub>    |         | 0.3            |     | 0.4            |     | 0.5            | ns |
| t <sub>EABRE1</sub>    |         | 0.3            |     | 0.4            |     | 0.5            | ns |
| t <sub>EABRE2</sub>    |         | 0.0            |     | 0.0            |     | 0.0            | ns |
| t <sub>EABCLK</sub>    |         | 0.0            |     | 0.0            |     | 0.0            | ns |
| t <sub>EABCO</sub>     |         | 0.3            |     | 0.4            |     | 0.5            | ns |
| t <sub>EABBYPASS</sub> |         | 0.1            |     | 0.1            |     | 0.2            | ns |
| t <sub>EABSU</sub>     | 0.8     |                | 1.0 |                | 1.4 |                | ns |
| t <sub>EABH</sub>      | 0.1     |                | 0.2 |                | 0.2 |                | ns |
| t <sub>EABCLR</sub>    | 0.3     |                | 0.4 |                | 0.5 |                | ns |
| t <sub>AA</sub>        |         | 4.0            |     | 5.0            |     | 6.6            | ns |
| t <sub>WP</sub>        | 2.7     |                | 3.5 |                | 4.7 |                | ns |
| t <sub>RP</sub>        | 1.0     |                | 1.3 |                | 1.7 |                | ns |
| t <sub>WDSU</sub>      | 1.0     |                | 1.3 |                | 1.7 |                | ns |
| t <sub>WDH</sub>       | 0.2     |                | 0.2 |                | 0.3 |                | ns |
| t <sub>WASU</sub>      | 1.6     |                | 2.1 |                | 2.8 |                | ns |
| t <sub>WAH</sub>       | 1.6     |                | 2.1 |                | 2.8 |                | ns |
| t <sub>RASU</sub>      | 3.0     |                | 3.9 |                | 5.2 |                | ns |
| t <sub>RAH</sub>       | 0.1     |                | 0.1 |                | 0.2 |                | ns |
| t <sub>wo</sub>        |         | 1.5            |     | 2.0            |     | 2.6            | ns |

| Table 54. EPF10K130E Device EAB Internal Microparameters (Part 2 of 2)       Note (1) |                |     |                |     |                |     |      |
|---|----------------|-----|----------------|-----|----------------|-----|------|
| Symbol  | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|   | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>DD</sub>   |                | 1.5 |                | 2.0 |                | 2.6 | ns   |
| t <sub>EABOUT</sub>   |                | 0.2 |                | 0.3 |                | 0.3 | ns   |
| t <sub>EABCH</sub>  | 1.5            |     | 2.0            |     | 2.5            |     | ns   |
| t <sub>EABCL</sub>  | 2.7            |     | 3.5            |     | 4.7            |     | ns   |

| Table 55. EPF10K130E Device EAB Internal Timing Macroparameters       Note (1) |                |     |                |     |                |     |      |
|--|----------------|-----|----------------|-----|----------------|-----|------|
| Symbol   | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|  | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>EABAA</sub>   |                | 5.9 |                | 7.5 |                | 9.9 | ns   |
| t <sub>EABRCOMB</sub>  | 5.9            |     | 7.5            |     | 9.9            |     | ns   |
| t <sub>EABRCREG</sub>  | 5.1            |     | 6.4            |     | 8.5            |     | ns   |
| t <sub>EABWP</sub>   | 2.7            |     | 3.5            |     | 4.7            |     | ns   |
| t <sub>EABWCOMB</sub>  | 5.9            |     | 7.7            |     | 10.3           |     | ns   |
| t <sub>EABWCREG</sub>  | 5.4            |     | 7.0            |     | 9.4            |     | ns   |
| t <sub>EABDD</sub>   |                | 3.4 |                | 4.5 |                | 5.9 | ns   |
| t <sub>EABDATACO</sub>   |                | 0.5 |                | 0.7 |                | 0.8 | ns   |
| t <sub>EABDATASU</sub>   | 0.8            |     | 1.0            |     | 1.4            |     | ns   |
| t <sub>EABDATAH</sub>  | 0.1            |     | 0.1            |     | 0.2            |     | ns   |
| t <sub>EABWESU</sub>   | 1.1            |     | 1.4            |     | 1.9            |     | ns   |
| t <sub>EABWEH</sub>  | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>EABWDSU</sub>   | 1.0            |     | 1.3            |     | 1.7            |     | ns   |
| t <sub>EABWDH</sub>  | 0.2            |     | 0.2            |     | 0.3            |     | ns   |
| t <sub>EABWASU</sub>   | 4.1            |     | 5.1            |     | 6.8            |     | ns   |
| t <sub>EABWAH</sub>  | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>EABWO</sub>   |                | 3.4 |                | 4.5 |                | 5.9 | ns   |

| Table 62. EPF10K200E Device EAB Internal Timing Macroparameters (Part 2 of 2)       Note (1) |                |     |                |     |                |     |      |
|--|----------------|-----|----------------|-----|----------------|-----|------|
| Symbol   | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|  | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>EABWCOMB</sub>  | 6.7            |     | 8.1            |     | 10.7           |     | ns   |
| t <sub>EABWCREG</sub>  | 6.6            |     | 8.0            |     | 10.6           |     | ns   |
| t <sub>EABDD</sub>   |                | 4.0 |                | 5.1 |                | 6.7 | ns   |
| t <sub>EABDATACO</sub>   |                | 0.8 |                | 1.0 |                | 1.3 | ns   |
| t <sub>EABDATASU</sub>   | 1.3            |     | 1.6            |     | 2.1            |     | ns   |
| t <sub>EABDATAH</sub>  | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>EABWESU</sub>   | 0.9            |     | 1.1            |     | 1.5            |     | ns   |
| t <sub>EABWEH</sub>  | 0.4            |     | 0.5            |     | 0.6            |     | ns   |
| t <sub>EABWDSU</sub>   | 1.5            |     | 1.8            |     | 2.4            |     | ns   |
| t <sub>EABWDH</sub>  | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>EABWASU</sub>   | 3.0            |     | 3.6            |     | 4.7            |     | ns   |
| t <sub>EABWAH</sub>  | 0.4            |     | 0.5            |     | 0.7            |     | ns   |
| t <sub>EABWO</sub>   |                | 3.4 |                | 4.4 |                | 5.8 | ns   |

 Table 63. EPF10K200E Device Interconnect Timing Microparameters
 Note (1)

| Symbol                  | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |      | Unit |
|-------------------------|----------------|-----|----------------|-----|----------------|------|------|
|                         | Min            | Max | Min            | Max | Min            | Max  |      |
| t <sub>DIN2IOE</sub>    |                | 4.2 |                | 4.6 |                | 5.7  | ns   |
| t <sub>DIN2LE</sub>     |                | 1.7 |                | 1.7 |                | 2.0  | ns   |
| t <sub>DIN2DATA</sub>   |                | 1.9 |                | 2.1 |                | 3.0  | ns   |
| t <sub>DCLK2IOE</sub>   |                | 2.5 |                | 2.9 |                | 4.0  | ns   |
| t <sub>DCLK2LE</sub>    |                | 1.7 |                | 1.7 |                | 2.0  | ns   |
| t <sub>SAMELAB</sub>    |                | 0.1 |                | 0.1 |                | 0.2  | ns   |
| t <sub>SAMEROW</sub>    |                | 2.3 |                | 2.6 |                | 3.6  | ns   |
| t <sub>SAMECOLUMN</sub> |                | 2.5 |                | 2.7 |                | 4.1  | ns   |
| t <sub>DIFFROW</sub>    |                | 4.8 |                | 5.3 |                | 7.7  | ns   |
| t <sub>TWOROWS</sub>    |                | 7.1 |                | 7.9 |                | 11.3 | ns   |
| t <sub>LEPERIPH</sub>   |                | 7.0 |                | 7.6 |                | 9.0  | ns   |
| t <sub>LABCARRY</sub>   |                | 0.1 |                | 0.1 |                | 0.2  | ns   |
| t <sub>LABCASC</sub>    |                | 0.9 |                | 1.0 |                | 1.4  | ns   |

| Table 76. EPF10K200S Device EAB Internal Timing Macroparameters       Note (1) |                |     |                |     |                |     |      |
|--|----------------|-----|----------------|-----|----------------|-----|------|
| Symbol   | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|  | Min            | Max | Min            | Мах | Min            | Max |      |
| t <sub>EABAA</sub>   |                | 3.9 |                | 6.4 |                | 8.4 | ns   |
| t <sub>EABRCOMB</sub>  | 3.9            |     | 6.4            |     | 8.4            |     | ns   |
| t <sub>EABRCREG</sub>  | 3.6            |     | 5.7            |     | 7.6            |     | ns   |
| t <sub>EABWP</sub>   | 2.1            |     | 4.0            |     | 5.3            |     | ns   |
| t <sub>EABWCOMB</sub>  | 4.8            |     | 8.1            |     | 10.7           |     | ns   |
| t <sub>EABWCREG</sub>  | 5.4            |     | 8.0            |     | 10.6           |     | ns   |
| t <sub>EABDD</sub>   |                | 3.8 |                | 5.1 |                | 6.7 | ns   |
| t <sub>EABDATACO</sub>   |                | 0.8 |                | 1.0 |                | 1.3 | ns   |
| t <sub>EABDATASU</sub>   | 1.1            |     | 1.6            |     | 2.1            |     | ns   |
| t <sub>EABDATAH</sub>  | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>EABWESU</sub>   | 0.7            |     | 1.1            |     | 1.5            |     | ns   |
| t <sub>EABWEH</sub>  | 0.4            |     | 0.5            |     | 0.6            |     | ns   |
| t <sub>EABWDSU</sub>   | 1.2            |     | 1.8            |     | 2.4            |     | ns   |
| t <sub>EABWDH</sub>  | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>EABWASU</sub>   | 1.9            |     | 3.6            |     | 4.7            |     | ns   |
| t <sub>EABWAH</sub>  | 0.8            |     | 0.5            |     | 0.7            |     | ns   |
| t <sub>EABWO</sub>   |                | 3.1 |                | 4.4 |                | 5.8 | ns   |

| Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 1 of 2)       Note (1) |                |     |                |      |                |      |      |
|--|----------------|-----|----------------|------|----------------|------|------|
| Symbol   | -1 Speed Grade |     | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|  | Min            | Max | Min            | Мах  | Min            | Max  |      |
| t <sub>DIN2IOE</sub>   |                | 4.4 |                | 4.8  |                | 5.5  | ns   |
| t <sub>DIN2LE</sub>  |                | 0.6 |                | 0.6  |                | 0.9  | ns   |
| t <sub>DIN2DATA</sub>  |                | 1.8 |                | 2.1  |                | 2.8  | ns   |
| t <sub>DCLK2IOE</sub>  |                | 1.7 |                | 2.0  |                | 2.8  | ns   |
| t <sub>DCLK2LE</sub>   |                | 0.6 |                | 0.6  |                | 0.9  | ns   |
| t <sub>SAMELAB</sub>   |                | 0.1 |                | 0.1  |                | 0.2  | ns   |
| t <sub>SAMEROW</sub>   |                | 3.0 |                | 4.6  |                | 5.7  | ns   |
| t <sub>SAMECOLUMN</sub>  |                | 3.5 |                | 4.9  |                | 6.4  | ns   |
| t <sub>DIFFROW</sub>   |                | 6.5 |                | 9.5  |                | 12.1 | ns   |
| t <sub>TWOROWS</sub>   |                | 9.5 |                | 14.1 |                | 17.8 | ns   |
| t <sub>LEPERIPH</sub>  |                | 5.5 |                | 6.2  |                | 7.2  | ns   |
| t <sub>LABCARRY</sub>  |                | 0.3 |                | 0.1  |                | 0.2  | ns   |

| Power<br>Consumption | The supply power (P) for FLEX 10KE devices can be calculated with the following equation:   |         |  |  |  |  |  |
|----------------------|---|---------|--|--|--|--|--|
| oonoumption          | $P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$  |         |  |  |  |  |  |
|                      | The $I_{CCACTIVE}$ value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The $P_{IO}$ value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in <i>Application Note 74 (Evaluating Power for Altera Devices)</i> . |         |  |  |  |  |  |
|                      | Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.   |         |  |  |  |  |  |
|                      | The $I_{CCACTIVE}$ value can be calculated with the following equation:   |         |  |  |  |  |  |
|                      | $I_{CCACTIVE} = \mathbf{K} \times \mathbf{f}_{\mathbf{MAX}} \times \mathbf{N} \times \mathbf{tog}_{\mathbf{LC}} \times \frac{\mu \mathbf{A}}{\mathbf{MHz} \times \mathbf{LE}}$  |         |  |  |  |  |  |
|                      | Where:  |         |  |  |  |  |  |
|                      |   |         |  |  |  |  |  |
|                      | Table of provides the constant (K) values for FLEA TOKE devices.  |         |  |  |  |  |  |
|                      | Table 80. FLEX 10KE K Constant Values   |         |  |  |  |  |  |
|                      | Device  | K Value |  |  |  |  |  |
|                      | EPF10K30E   | 4.5     |  |  |  |  |  |
|                      | EPF10K50E   | 4.8     |  |  |  |  |  |
|                      | EPF10K50S   | 4.5     |  |  |  |  |  |
|                      | EPF10K100E  | 4.5     |  |  |  |  |  |
|                      | EPF10K130E  | 4.6     |  |  |  |  |  |
|                      | EPF10K200E  | 4.8     |  |  |  |  |  |

EPF10K200S

This calculation provides an  $I_{CC}$  estimate based on typical conditions with no output load. The actual  $I_{CC}$  should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

4.6



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit\_reg@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending

applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation



100