E·XFL

Intel - EPF10K100EFC256-3N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Detuns | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 624 |
| Number of Logic Elements/Cells | 4992 |
| Total RAM Bits | 49152 |
| Number of I/O | 191 |
| Number of Gates | 257000 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epf10k100efc256-3n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The EAB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 3.



The FLEX 10KE EAB can be used in a single-port mode, which is useful for backward-compatibility with FLEX 10K designs (see Figure 4).



Figure 4. FLEX 10KE Device in Single-Port RAM Mode

Note:

(1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock. Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LE in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10KE architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure (see Figure 8).



Cascade Chain

With the cascade chain, the FLEX 10KE architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. An a delay as low as 0.6 ns per LE, each additional LE provides four more inputs to the effective width of a function. Cascade chain logic can be created automatically by the Altera Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EPF10K50E device, the cascade chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 10 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is 0.9 ns; the cascade chain delay is 0.6 ns. With the cascade chain, 2.7 ns are needed to decode a 16-bit address.



Figure 10. FLEX 10KE Cascade Chain Operation

Altera Corporation

LE Operating Modes

The FLEX 10KE LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.



Figure 11. FLEX 10KE LE Operating Modes









Clearable Counter Mode



Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is AND ed with a synchronous clear signal.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the Altera Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 19 shows the incoming and generated clock specifications.

Figure 19. Specifications for Incoming & Generated Clocks

The t_l parameter refers to the nominal input clock period; the t_0 parameter refers to the nominal output clock period.



| Table 26. EA | Table 26. EAB Timing Microparameters Note (1) | | | | | | | | |
|------------------------|--|------------|--|--|--|--|--|--|--|
| Symbol | Parameter | Conditions | | | | | | | |
| t _{EABDATA1} | Data or address delay to EAB for combinatorial input | | | | | | | | |
| t _{EABDATA2} | Data or address delay to EAB for registered input | | | | | | | | |
| t _{EABWE1} | Write enable delay to EAB for combinatorial input | | | | | | | | |
| t _{EABWE2} | Write enable delay to EAB for registered input | | | | | | | | |
| t _{EABRE1} | Read enable delay to EAB for combinatorial input | | | | | | | | |
| t _{EABRE2} | Read enable delay to EAB for registered input | | | | | | | | |
| t _{EABCLK} | EAB register clock delay | | | | | | | | |
| t _{EABCO} | EAB register clock-to-output delay | | | | | | | | |
| t _{EABBYPASS} | Bypass register delay | | | | | | | | |
| t _{EABSU} | EAB register setup time before clock | | | | | | | | |
| t _{EABH} | EAB register hold time after clock | | | | | | | | |
| t _{EABCLR} | EAB register asynchronous clear time to output delay | | | | | | | | |
| t _{AA} | Address access delay (including the read enable to output delay) | | | | | | | | |
| t _{WP} | Write pulse width | | | | | | | | |
| t _{RP} | Read pulse width | | | | | | | | |
| t _{WDSU} | Data setup time before falling edge of write pulse | (5) | | | | | | | |
| t _{WDH} | Data hold time after falling edge of write pulse | (5) | | | | | | | |
| t _{WASU} | Address setup time before rising edge of write pulse | (5) | | | | | | | |
| t _{WAH} | Address hold time after falling edge of write pulse | (5) | | | | | | | |
| t _{RASU} | Address setup time with respect to the falling edge of the read enable | | | | | | | | |
| t _{RAH} | Address hold time with respect to the falling edge of the read enable | | | | | | | | |
| t _{WO} | Write enable to data output valid delay | | | | | | | | |
| t _{DD} | Data-in to data-out valid delay | | | | | | | | |
| t _{EABOUT} | Data-out delay | | | | | | | | |
| t _{EABCH} | Clock high time | | | | | | | | |
| t _{EABCL} | Clock low time | | | | | | | | |

| Table 27. EAE | 3 Timing Macroparameters Note (1), (6) | | | | | | |
|------------------------|---|------------|--|--|--|--|--|
| Symbol | Parameter | Conditions | | | | | |
| t _{EABAA} | EAB address access delay | | | | | | |
| t _{EABRCCOMB} | EAB asynchronous read cycle time | | | | | | |
| t _{EABRCREG} | EAB synchronous read cycle time | | | | | | |
| t _{EABWP} | EAB write pulse width | | | | | | |
| t _{EABWCCOMB} | EAB asynchronous write cycle time | | | | | | |
| t _{EABWCREG} | EAB synchronous write cycle time | | | | | | |
| t _{EABDD} | EAB data-in to data-out valid delay | | | | | | |
| t _{EABDATACO} | EAB clock-to-output delay when using output registers | | | | | | |
| t _{EABDATASU} | EAB data/address setup time before clock when using input register | | | | | | |
| t _{EABDATAH} | EAB data/address hold time after clock when using input register | | | | | | |
| t _{EABWESU} | EAB WE setup time before clock when using input register | | | | | | |
| t _{EABWEH} | EAB WE hold time after clock when using input register | | | | | | |
| t _{EABWDSU} | EAB data setup time before falling edge of write pulse when not using input registers | | | | | | |
| t _{EABWDH} | EAB data hold time after falling edge of write pulse when not using input registers | | | | | | |
| t _{EABWASU} | EAB address setup time before rising edge of write pulse when not using | | | | | | |
| | input registers | | | | | | |
| t _{EABWAH} | EAB address hold time after falling edge of write pulse when not using input | | | | | | |
| | registers | | | | | | |
| t _{EABWO} | EAB write enable to data output valid delay | | | | | | |

| Table 31. EPF10K30E Device LE Timing Microparameters (Part 2 of 2) Note (1) | | | | | | | | | |
|---|----------------|-----|---------|----------------|-----|----------|------|--|--|
| Symbol | -1 Speed Grade | | -2 Spee | -2 Speed Grade | | ed Grade | Unit | | |
| | Min | Max | Min | Max | Min | Max |] | | |
| t _{CGENR} | | 0.1 | | 0.1 | | 0.2 | ns | | |
| t _{CASC} | | 0.6 | | 0.8 | | 1.0 | ns | | |
| t _C | | 0.0 | | 0.0 | | 0.0 | ns | | |
| t _{CO} | | 0.3 | | 0.4 | | 0.5 | ns | | |
| t _{COMB} | | 0.4 | | 0.4 | | 0.6 | ns | | |
| t _{SU} | 0.4 | | 0.6 | | 0.6 | | ns | | |
| t _H | 0.7 | | 1.0 | | 1.3 | | ns | | |
| t _{PRE} | | 0.8 | | 0.9 | | 1.2 | ns | | |
| t _{CLR} | | 0.8 | | 0.9 | | 1.2 | ns | | |
| t _{CH} | 2.0 | | 2.5 | | 2.5 | | ns | | |
| t _{CL} | 2.0 | | 2.5 | | 2.5 | | ns | | |

| Table 32. EPF10K30E Device IOE Timing Microparameters Note (1) | | | | | | | | |
|--|---------|----------|---------|----------|---------|----------|------|--|
| Symbol | -1 Spee | ed Grade | -2 Spee | ed Grade | -3 Spee | ed Grade | Unit | |
| | Min | Max | Min | Max | Min | Мах | | |
| t _{IOD} | | 2.4 | | 2.8 | | 3.8 | ns | |
| t _{IOC} | | 0.3 | | 0.4 | | 0.5 | ns | |
| t _{IOCO} | | 1.0 | | 1.1 | | 1.6 | ns | |
| t _{IOCOMB} | | 0.0 | | 0.0 | | 0.0 | ns | |
| t _{IOSU} | 1.2 | | 1.4 | | 1.9 | | ns | |
| t _{IOH} | 0.3 | | 0.4 | | 0.5 | | ns | |
| t _{IOCLR} | | 1.0 | | 1.1 | | 1.6 | ns | |
| t _{OD1} | | 1.9 | | 2.3 | | 3.0 | ns | |
| t _{OD2} | | 1.4 | | 1.8 | | 2.5 | ns | |
| t _{OD3} | | 4.4 | | 5.2 | | 7.0 | ns | |
| t _{XZ} | | 2.7 | | 3.1 | | 4.3 | ns | |
| t _{ZX1} | | 2.7 | | 3.1 | | 4.3 | ns | |
| t _{ZX2} | | 2.2 | | 2.6 | | 3.8 | ns | |
| t _{ZX3} | | 5.2 | | 6.0 | | 8.3 | ns | |
| t _{INREG} | | 3.4 | | 4.1 | | 5.5 | ns | |
| t _{IOFD} | | 0.8 | | 1.3 | | 2.4 | ns | |
| t _{INCOMB} | | 0.8 | | 1.3 | | 2.4 | ns | |

| Table 33. EPF10K30E Device EAB Internal Microparameters Note (1) | | | | | | | | | |
|--|----------------|-----|---------|----------|---------|----------|------|--|--|
| Symbol | -1 Speed Grade | | -2 Spee | ed Grade | -3 Spee | ed Grade | Unit | | |
| | Min | Max | Min | Мах | Min | Мах | | | |
| t _{EABDATA1} | | 1.7 | | 2.0 | | 2.3 | ns | | |
| t _{EABDATA1} | | 0.6 | | 0.7 | | 0.8 | ns | | |
| t _{EABWE1} | | 1.1 | | 1.3 | | 1.4 | ns | | |
| t _{EABWE2} | | 0.4 | | 0.4 | | 0.5 | ns | | |
| t _{EABRE1} | | 0.8 | | 0.9 | | 1.0 | ns | | |
| t _{EABRE2} | | 0.4 | | 0.4 | | 0.5 | ns | | |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns | | |
| t _{EABCO} | | 0.3 | | 0.3 | | 0.4 | ns | | |
| t _{EABBYPASS} | | 0.5 | | 0.6 | | 0.7 | ns | | |
| t _{EABSU} | 0.9 | | 1.0 | | 1.2 | | ns | | |
| t _{EABH} | 0.4 | | 0.4 | | 0.5 | | ns | | |
| t _{EABCLR} | 0.3 | | 0.3 | | 0.3 | | ns | | |
| t _{AA} | | 3.2 | | 3.8 | | 4.4 | ns | | |
| t _{WP} | 2.5 | | 2.9 | | 3.3 | | ns | | |
| t _{RP} | 0.9 | | 1.1 | | 1.2 | | ns | | |
| t _{WDSU} | 0.9 | | 1.0 | | 1.1 | | ns | | |
| t _{WDH} | 0.1 | | 0.1 | | 0.1 | | ns | | |
| t _{WASU} | 1.7 | | 2.0 | | 2.3 | | ns | | |
| t _{WAH} | 1.8 | | 2.1 | | 2.4 | | ns | | |
| t _{RASU} | 3.1 | | 3.7 | | 4.2 | | ns | | |
| t _{RAH} | 0.2 | | 0.2 | | 0.2 | | ns | | |
| t _{WO} | | 2.5 | | 2.9 | | 3.3 | ns | | |
| t _{DD} | | 2.5 | | 2.9 | | 3.3 | ns | | |
| t _{EABOUT} | | 0.5 | | 0.6 | | 0.7 | ns | | |
| t _{EABCH} | 1.5 | | 2.0 | | 2.3 | | ns | | |
| t _{EABCL} | 2.5 | | 2.9 | | 3.3 | | ns | | |

Tables 52 through 58 show EPF10K130E device internal and external timing parameters.

| Table 52. EPF10K130E Device LE Timing Microparameters Note (1) | | | | | | | | | |
|--|---------|----------------|-----|----------------|-----|----------|------|--|--|
| Symbol | -1 Spee | -1 Speed Grade | | -2 Speed Grade | | ed Grade | Unit | | |
| | Min | Max | Min | Мах | Min | Мах | | | |
| t _{LUT} | | 0.6 | | 0.9 | | 1.3 | ns | | |
| t _{CLUT} | | 0.6 | | 0.8 | | 1.0 | ns | | |
| t _{RLUT} | | 0.7 | | 0.9 | | 0.2 | ns | | |
| t _{PACKED} | | 0.3 | | 0.5 | | 0.6 | ns | | |
| t _{EN} | | 0.2 | | 0.3 | | 0.4 | ns | | |
| t _{CICO} | | 0.1 | | 0.1 | | 0.2 | ns | | |
| t _{CGEN} | | 0.4 | | 0.6 | | 0.8 | ns | | |
| t _{CGENR} | | 0.1 | | 0.1 | | 0.2 | ns | | |
| t _{CASC} | | 0.6 | | 0.9 | | 1.2 | ns | | |
| t _C | | 0.3 | | 0.5 | | 0.6 | ns | | |
| t _{CO} | | 0.5 | | 0.7 | | 0.8 | ns | | |
| t _{COMB} | | 0.3 | | 0.5 | | 0.6 | ns | | |
| t _{SU} | 0.5 | | 0.7 | | 0.8 | | ns | | |
| t _H | 0.6 | | 0.7 | | 1.0 | | ns | | |
| t _{PRE} | | 0.9 | | 1.2 | | 1.6 | ns | | |
| t _{CLR} | | 0.9 | | 1.2 | | 1.6 | ns | | |
| t _{CH} | 1.5 | | 1.5 | | 2.5 | | ns | | |
| t _{CL} | 1.5 | | 1.5 | | 2.5 | | ns | | |

 Table 53. EPF10K130E Device IOE Timing Microparameters
 Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|---------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{IOD} | | 1.3 | | 1.5 | | 2.0 | ns |
| t _{IOC} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{IOCO} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{IOCOMB} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{IOSU} | 1.0 | | 1.2 | | 1.6 | | ns |
| t _{IOH} | 0.9 | | 0.9 | | 1.4 | | ns |
| t _{IOCLR} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{OD1} | | 2.8 | | 4.1 | | 5.5 | ns |
| t _{OD2} | | 2.8 | | 4.1 | | 5.5 | ns |

| Table 53. EPF10K130E Device IOE Timing Microparameters Note (1) | | | | | | | | | |
|---|---------|----------|---------|----------------|-----|---------|------|--|--|
| Symbol | -1 Spee | ed Grade | -2 Spee | -2 Speed Grade | | d Grade | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{OD3} | | 4.0 | | 5.6 | | 7.5 | ns | | |
| t _{XZ} | | 2.8 | | 4.1 | | 5.5 | ns | | |
| t _{ZX1} | | 2.8 | | 4.1 | | 5.5 | ns | | |
| t _{ZX2} | | 2.8 | | 4.1 | | 5.5 | ns | | |
| t _{ZX3} | | 4.0 | | 5.6 | | 7.5 | ns | | |
| t _{INREG} | | 2.5 | | 3.0 | | 4.1 | ns | | |
| t _{IOFD} | | 0.4 | | 0.5 | | 0.6 | ns | | |
| t _{INCOMB} | | 0.4 | | 0.5 | | 0.6 | ns | | |

| Symbol | -1 Spee | -1 Speed Grade | | -2 Speed Grade | | ed Grade | Unit |
|------------------------|---------|----------------|-----|----------------|-----|----------|------|
| | Min | Max | Min | Max | Min | Мах | - |
| t _{EABDATA1} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{EABDATA2} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABWE1} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{EABWE2} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{EABRE1} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{EABRE2} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{EABBYPASS} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{EABSU} | 0.8 | | 1.0 | | 1.4 | | ns |
| t _{EABH} | 0.1 | | 0.2 | | 0.2 | | ns |
| t _{EABCLR} | 0.3 | | 0.4 | | 0.5 | | ns |
| t _{AA} | | 4.0 | | 5.0 | | 6.6 | ns |
| t _{WP} | 2.7 | | 3.5 | | 4.7 | | ns |
| t _{RP} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{WDSU} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{WDH} | 0.2 | | 0.2 | | 0.3 | | ns |
| t _{WASU} | 1.6 | | 2.1 | | 2.8 | | ns |
| t _{WAH} | 1.6 | | 2.1 | | 2.8 | | ns |
| t _{RASU} | 3.0 | | 3.9 | | 5.2 | | ns |
| t _{RAH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{WO} | | 1.5 | | 2.0 | | 2.6 | ns |

| Table 58. EPF10K130E External Bidirectional Timing Parameters Notes (1), (2) | | | | | | | | | |
|--|----------------|-----|---------|----------------|-----|----------|------|--|--|
| Symbol | -1 Speed Grade | | -2 Spee | -2 Speed Grade | | ed Grade | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{INSUBIDIR} (3) | 2.2 | | 2.4 | | 3.2 | | ns | | |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{INSUBIDIR} (4) | 2.8 | | 3.0 | | - | | ns | | |
| t _{INHBIDIR} (4) | 0.0 | | 0.0 | | - | | ns | | |
| toutcobidir (3) | 2.0 | 5.0 | 2.0 | 7.0 | 2.0 | 9.2 | ns | | |
| t _{XZBIDIR} (3) | | 5.6 | | 8.1 | | 10.8 | ns | | |
| t _{ZXBIDIR} (3) | | 5.6 | | 8.1 | | 10.8 | ns | | |
| toutcobidir (4) | 0.5 | 4.0 | 0.5 | 6.0 | _ | - | ns | | |
| t _{XZBIDIR} (4) | | 4.6 | | 7.1 | | - | ns | | |
| t _{ZXBIDIR} (4) | | 4.6 | | 7.1 | | - | ns | | |

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 59 through 65 show EPF10K200E device internal and external timing parameters.

| Table 59. EPF10K200E Device LE Timing Microparameters (Part 1 of 2) Note (1) | | | | | | | | | |
|--|---------|----------|---------|----------------|-----|---------|------|--|--|
| Symbol | -1 Spee | ed Grade | -2 Spee | -2 Speed Grade | | d Grade | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{LUT} | | 0.7 | | 0.8 | | 1.2 | ns | | |
| t _{CLUT} | | 0.4 | | 0.5 | | 0.6 | ns | | |
| t _{RLUT} | | 0.6 | | 0.7 | | 0.9 | ns | | |
| t _{PACKED} | | 0.3 | | 0.5 | | 0.7 | ns | | |
| t _{EN} | | 0.4 | | 0.5 | | 0.6 | ns | | |
| t _{CICO} | | 0.2 | | 0.2 | | 0.3 | ns | | |
| t _{CGEN} | | 0.4 | | 0.4 | | 0.6 | ns | | |
| t _{CGENR} | | 0.2 | | 0.2 | | 0.3 | ns | | |
| t _{CASC} | | 0.7 | | 0.8 | | 1.2 | ns | | |
| t _C | | 0.5 | | 0.6 | | 0.8 | ns | | |
| t _{CO} | | 0.5 | | 0.6 | | 0.8 | ns | | |
| t _{COMB} | | 0.4 | | 0.6 | | 0.8 | ns | | |
| t _{SU} | 0.4 | | 0.6 | | 0.7 | | ns | | |

| Table 59. EPF10K200E Device LE Timing Microparameters (Part 2 of 2) Note (1) | | | | | | | | |
|--|----------------|-----|----------------|-----|----------------|-----|------|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | |
| | Min | Мах | Min | Max | Min | Max | | |
| t _H | 0.9 | | 1.1 | | 1.5 | | ns | |
| t _{PRE} | | 0.5 | | 0.6 | | 0.8 | ns | |
| t _{CLR} | | 0.5 | | 0.6 | | 0.8 | ns | |
| t _{CH} | 2.0 | | 2.5 | | 3.0 | | ns | |
| t _{CL} | 2.0 | | 2.5 | | 3.0 | | ns | |

| Table 60. EPF10K200E Device IOE Timing Microparameters Note (1) | | | | | | | | |
|---|----------------|-----|----------------|-----|----------------|------|------|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{IOD} | | 1.6 | | 1.9 | | 2.6 | ns | |
| t _{IOC} | | 0.3 | | 0.3 | | 0.5 | ns | |
| t _{IOCO} | | 1.6 | | 1.9 | | 2.6 | ns | |
| t _{IOCOMB} | | 0.5 | | 0.6 | | 0.8 | ns | |
| t _{IOSU} | 0.8 | | 0.9 | | 1.2 | | ns | |
| t _{IOH} | 0.7 | | 0.8 | | 1.1 | | ns | |
| t _{IOCLR} | | 0.2 | | 0.2 | | 0.3 | ns | |
| t _{OD1} | | 0.6 | | 0.7 | | 0.9 | ns | |
| t _{OD2} | | 0.1 | | 0.2 | | 0.7 | ns | |
| t _{OD3} | | 2.5 | | 3.0 | | 3.9 | ns | |
| t _{XZ} | | 4.4 | | 5.3 | | 7.1 | ns | |
| t _{ZX1} | | 4.4 | | 5.3 | | 7.1 | ns | |
| t _{ZX2} | | 3.9 | | 4.8 | | 6.9 | ns | |
| t _{ZX3} | | 6.3 | | 7.6 | | 10.1 | ns | |
| t _{INREG} | | 4.8 | | 5.7 | | 7.7 | ns | |
| t _{IOFD} | | 1.5 | | 1.8 | | 2.4 | ns | |
| t _{INCOMB} | | 1.5 | | 1.8 | | 2.4 | ns | |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{EABDATA1} | | 1.7 | | 2.4 | | 3.2 | ns |
| t _{EABDATA2} | | 0.4 | | 0.6 | | 0.8 | ns |
| t _{EABWE1} | | 1.0 | | 1.4 | | 1.9 | ns |
| t _{EABWE2} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABRE1} | | 0.0 | | 0.0 | | 0.0 | |
| t _{EABRE2} | | 0.4 | | 0.6 | | 0.8 | |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 0.8 | | 1.1 | | 1.5 | ns |
| t _{EABBYPASS} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABSU} | 0.7 | | 1.0 | | 1.3 | | ns |
| t _{EABH} | 0.4 | | 0.6 | | 0.8 | | ns |
| t _{EABCLR} | 0.8 | | 1.1 | | 1.5 | | |
| t _{AA} | | 2.0 | | 2.8 | | 3.8 | ns |
| t _{WP} | 2.0 | | 2.8 | | 3.8 | | ns |
| t _{RP} | 1.0 | | 1.4 | | 1.9 | | |
| t _{WDSU} | 0.5 | | 0.7 | | 0.9 | | ns |
| t _{WDH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{WASU} | 1.0 | | 1.4 | | 1.9 | | ns |
| t _{WAH} | 1.5 | | 2.1 | | 2.9 | | ns |
| t _{RASU} | 1.5 | | 2.1 | | 2.8 | | |
| t _{RAH} | 0.1 | | 0.1 | | 0.2 | | |
| t _{WO} | | 2.1 | | 2.9 | | 4.0 | ns |
| t _{DD} | | 2.1 | | 2.9 | | 4.0 | ns |
| t _{EABOUT} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.5 | | ns |
| t _{EABCL} | 1.5 | | 2.0 | | 2.5 | | ns |

| Table 71. EPF10K50S External Timing Parameters Note (1) | | | | | | | | | |
|---|----------------|-----|----------------|-----|----------------|------|------|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{DRR} | | 8.0 | | 9.5 | | 12.5 | ns | | |
| t _{INSU} (2) | 2.4 | | 2.9 | | 3.9 | | ns | | |
| t _{INH} (2) | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{OUTCO} (2) | 2.0 | 4.3 | 2.0 | 5.2 | 2.0 | 7.3 | ns | | |
| t _{INSU} (3) | 2.4 | | 2.9 | | | | ns | | |
| t _{INH} (3) | 0.0 | | 0.0 | | | | ns | | |
| t _{оитсо} (3) | 0.5 | 3.3 | 0.5 | 4.1 | | | ns | | |
| t _{PCISU} | 2.4 | | 2.9 | | - | | ns | | |
| t _{PCIH} | 0.0 | | 0.0 | | - | | ns | | |
| t _{PCICO} | 2.0 | 6.0 | 2.0 | 7.7 | _ | - | ns | | |

 Table 72. EPF10K50S External Bidirectional Timing Parameters
 Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-----------------------------|----------------|-----|----------------|-----|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} (2) | 2.7 | | 3.2 | | 4.3 | | ns |
| t _{INHBIDIR} (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | - | | ns |
| t _{INSUBIDIR} (3) | 3.7 | | 4.2 | | - | | ns |
| t _{OUTCOBIDIR} (2) | 2.0 | 4.5 | 2.0 | 5.2 | 2.0 | 7.3 | ns |
| t _{XZBIDIR} (2) | | 6.8 | | 7.8 | | 10.1 | ns |
| t _{ZXBIDIR} (2) | | 6.8 | | 7.8 | | 10.1 | ns |
| t _{outcobidir} (3) | 0.5 | 3.5 | 0.5 | 4.2 | - | - | |
| t _{XZBIDIR} (3) | | 6.8 | | 8.4 | | - | ns |
| t _{ZXBIDIR} (3) | | 6.8 | | 8.4 | | - | ns |

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30.

(2) This parameter is measured without use of the ClockLock or ClockBoost circuits.

(3) This parameter is measured with use of the ClockLock or ClockBoost circuits

To better reflect actual designs, the power model (and the constant K in the power calculation equations) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results when compared to measured power consumption for actual designs in segmented FPGAs.

Figure 31 shows the relationship between the current and operating frequency of FLEX 10KE devices.



Figure 31. FLEX 10KE I_{CCACTIVE} vs. Operating Frequency (Part 1 of 2)

During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

SRAM configuration elements allow FLEX 10KE devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 85 ms and can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Before and during configuration, all I/O pins (except dedicated inputs, clock, or configuration pins) are pulled high by a weak pull-up resistor.

Programming Files

Despite being function- and pin-compatible, FLEX 10KE devices are not programming- or configuration file-compatible with FLEX 10K or FLEX 10KA devices. A design therefore must be recompiled before it is transferred from a FLEX 10K or FLEX 10KA device to an equivalent FLEX 10KE device. This recompilation should be performed both to create a new programming or configuration file and to check design timing in FLEX 10KE devices, which has different timing characteristics than FLEX 10K or FLEX 10KA devices.

FLEX 10KE devices are generally pin-compatible with equivalent FLEX 10KA devices. In some cases, FLEX 10KE devices have fewer I/O pins than the equivalent FLEX 10KA devices. Table 81 shows which FLEX 10KE devices have fewer I/O pins than equivalent FLEX 10KA devices. However, power, ground, JTAG, and configuration pins are the same on FLEX 10KA and FLEX 10KE devices, enabling migration from a FLEX 10KA design to a FLEX 10KE design.