

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 624 |
| Number of Logic Elements/Cells | 4992 |
| Total RAM Bits | 49152 |
| Number of I/O | 338 |
| Number of Gates | 257000 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epf10k100efc484-1n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800
- Flexible package options
 - Available in a variety of packages with 144 to 672 pins, including the innovative FineLine BGATM packages (see Tables 3 and 4)
 - SameFrame[™] pin-out compatibility between FLEX 10KA and FLEX 10KE devices across a range of device densities and pin counts
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

| Table 3. FLEX | Table 3. FLEX 10KE Package Options & I/O Pin Count Notes (1), (2) | | | | | | | | | | | |
|---------------|---|-----------------|-------------------------|----------------------------|----------------|----------------------------|----------------|----------------|----------------------------|--|--|--|
| Device | 144-Pin TQFP | 208-Pin PQFP | 240-Pin PQFP RQFP | 256-Pin FineLine BGA | 356-Pin BGA | 484-Pin FineLine BGA | 599-Pin PGA | 600-Pin BGA | 672-Pin FineLine BGA | | | |
| EPF10K30E | 102 | 147 | | 176 | | 220 | | | 220 (3) | | | |
| EPF10K50E | 102 | 147 | 189 | 191 | | 254 | | | 254 (3) | | | |
| EPF10K50S | 102 | 147 | 189 | 191 | 220 | 254 | | | 254 (3) | | | |
| EPF10K100E | | 147 | 189 | 191 | 274 | 338 | | | 338 (3) | | | |
| EPF10K130E | | | 186 | | 274 | 369 | | 424 | 413 | | | |
| EPF10K200E | | | | | | | 470 | 470 | 470 | | | |
| EPF10K200S | | | 182 | | 274 | 369 | 470 | 470 | 470 | | | |

Notes:

- (1) FLEX 10KE device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and 672-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.

Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.

Embedded Array Block (EAB) I/O Element IOE IOE IOE IOE IOE IOE IOE IOE IOE (IOE) IOE Column Logic Array Interconnect EAB Logic Array Block (LAB) IOE Logic Element (LE) Row EAB Interconnect Local Interconnect Logic Array

Figure 1. FLEX 10KE Device Block Diagram

IOE

IOE

IOE

IOE

IOE

IOE

Embedded Array


FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

IOE

IOE


When used as RAM, each EAB can be configured in any of the following sizes: 256×16 , 512×8 , $1,024 \times 4$, or $2,048 \times 2$ (see Figure 5).

Figure 5. FLEX 10KE EAB Memory Configurations



Larger blocks of RAM are created by combining multiple EABs. For example, two 256×16 RAM blocks can be combined to form a 256×32 block; two 512×8 RAM blocks can be combined to form a 512×16 block (see Figure 6).

Figure 6. Examples of Combining FLEX 10KE EABS



If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks of up to 2,048 words without impacting timing. The Altera software automatically combines EABs to meet a designer's RAM specifications.

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the output of the LE.

The LE has two outputs that drive the interconnect: one drives the local interconnect and the other drives either the row or column FastTrack Interconnect routing structure. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The FLEX 10KE architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports high-speed counters and adders and the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in a LAB as well as all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.

Carry Chain

The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 10KE architecture to implement high-speed counters, adders, and comparators of arbitrary width efficiently. Carry chain logic can be created automatically by the Altera Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of carry chains.

Carry chains longer than eight LEs are automatically implemented by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the first LE of the third LAB in the row. The carry chain does not cross the EAB at the middle of the row. For instance, in the EPF10K50E device, the carry chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB.

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Altera Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect routing structure at the same time.

The LUT and the register in the LE can be used independently (register packing). To support register packing, the LE has two outputs; one drives the local interconnect, and the other drives the FastTrack Interconnect routing structure. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect routing structure while the LUT drives the local interconnect, or vice versa.

Arithmetic Mode


The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 11 on page 22, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources.

In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.

Figure 12. FLEX 10KE LE Clear & Preset Modes



Interconnect Clock Inputs 4 Dedicated Peripheral Inputs Control Bus OE Register 12 D ENA CLRN Chip-Wide Reset Chip-Wide Output Enable OE[7..0] (1) Programmable Delay Output Register (2) D Q CLK[1..0] ENA Open-Drain CLK[3..2] CLRN Output Slew-Rate ENA[5..0] Control VCC CLRN[1..0] Chip-Wide Reset Input Register (2) Б <u>vçc</u> ENA CLRN Chip-Wide Reset

Figure 15. FLEX 10KE Bidirectional I/O Registers

Row and Column 2 Dedicated

Note:

(1) All FLEX 10KE devices (except the EPF10K50E and EPF10K200E devices) have a programmable input delay buffer on the input path.

ClockLock & ClockBoost Features

To support high-speed designs, FLEX 10KE devices offer optional ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) used to increase design speed and reduce resource usage. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by resource sharing within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply that clock on-device. Combined, the ClockLock and ClockBoost features provide significant improvements in system performance and bandwidth.

All FLEX 10KE devices, except EPF10K50E and EPF10K200E devices, support ClockLock and ClockBoost circuitry. EPF10K50S and EPF10K200S devices support this circuitry. Devices that support ClockLock and ClockBoost circuitry are distinguished with an "X" suffix in the ordering code; for instance, the EPF10K200SFC672-1X device supports this circuit.

The ClockLock and ClockBoost features in FLEX 10KE devices are enabled through the Altera software. External devices are not required to use these features. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins.

The ClockLock and ClockBoost circuitry locks onto the rising edge of the incoming clock. The circuit output can drive the clock inputs of registers only; the generated clock cannot be gated or inverted.

The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to the GCLK1 pin. In the Altera software, the GCLK1 pin can feed both the ClockLock and ClockBoost circuitry in the FLEX 10KE device. However, when both circuits are used, the other clock pin cannot be used.

PCI Pull-Up Clamping Diode Option

FLEX 10KE devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the $V_{\rm CCIO}$ value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When $V_{\rm CCIO}$ is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When $V_{\rm CCIO}$ is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which would allow a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects the falling edge of the output.

Open-Drain Output Option

FLEX 10KE devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- \mathbb{QR} plane.

MultiVolt I/O Interface

The FLEX 10KE device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10KE devices in all packages to interface with systems of differing supply voltages. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V $V_{\rm CCINT}$ level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with $V_{\rm CCIO}$ levels higher than 3.0 V achieve a faster timing delay of t_{OD2} instead of t_{OD1} .

Table 14 summarizes FLEX 10KE MultiVolt I/O support.

| Table 14. FLEX 10KE MultiVolt I/O Support | | | | | | | | | | |
|--|----------|--------------|--------------|--------------|----------|----------|--|--|--|--|
| V _{CCIO} (V) Input Signal (V) Output Signal (V) | | | | | | | | | | |
| | 2.5 | 3.3 | 5.0 | 2.5 | 3.3 | 5.0 | | | | |
| 2.5 | ✓ | √ (1) | √ (1) | ✓ | | | | | | |
| 3.3 | ✓ | ✓ | √ (1) | √ (2) | ✓ | ✓ | | | | |

Notes:

- (1) The PCI clamping diode must be disabled to drive an input with voltages higher than $V_{\rm CCIO}$.
- (2) When $V_{\rm CCIO}$ = 3.3 V, a FLEX 10KE device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on FLEX 10KE devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a $V_{\rm IH}$ of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The $I_{\rm OL}$ current specification should be considered when selecting a pull-up resistor.

Power Sequencing & Hot-Socketing

Because FLEX 10KE devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power planes can be powered in any order.

Signals can be driven into FLEX 10KE devices before and during power up without damaging the device. Additionally, FLEX 10KE devices do not drive out during power up. Once operating conditions are reached, FLEX 10KE devices operate as specified by the user.

Figure 22 shows the required relationship between $V_{\rm CCIO}$ and $V_{\rm CCINT}$ for 3.3-V PCI compliance.




Figure 22. Relationship between V_{CCIO} & V_{CCINT} for 3.3-V PCI Compliance

Figure 23 shows the typical output drive characteristics of FLEX 10KE devices with 3.3-V and 2.5-V $V_{\rm CCIO}$. The output driver is compliant to the 3.3-V *PCI Local Bus Specification*, *Revision 2.2* (when VCCIO pins are connected to 3.3 V). FLEX 10KE devices with a -1 speed grade also comply with the drive strength requirements of the *PCI Local Bus Specification*, *Revision 2.2* (when VCCINT pins are powered with a minimum supply of 2.375 V, and VCCIO pins are connected to 3.3 V). Therefore, these devices can be used in open 5.0-V PCI systems.

| Table 24. LE Timing Microparameters (Part 2 of 2) Note (1) | | | | | | |
|--|--|--|--|--|--|--|
| Symbol | Parameter Condition | | | | | |
| t _{CLR} | LE register clear delay | | | | | |
| t _{CH} | Minimum clock high time from clock pin | | | | | |
| t_{CL} | Minimum clock low time from clock pin | | | | | |

| Table 25. 10 | E Timing Microparameters Note (1) | |
|---------------------|---|----------------|
| Symbol | Parameter | Conditions |
| t_{IOD} | IOE data delay | |
| t _{IOC} | IOE register control signal delay | |
| t _{IOCO} | IOE register clock-to-output delay | |
| t _{IOCOMB} | IOE combinatorial delay | |
| t _{IOSU} | IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear | |
| t _{IOH} | IOE register hold time for data and enable signals after clock | |
| t _{IOCLR} | IOE register clear time | |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off, V _{CCIO} = 3.3 V | C1 = 35 pF (2) |
| t_{OD2} | Output buffer and pad delay, slow slew rate = off, V _{CCIO} = 2.5 V | C1 = 35 pF (3) |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on | C1 = 35 pF (4) |
| t_{XZ} | IOE output buffer disable delay | |
| t _{ZX1} | IOE output buffer enable delay, slow slew rate = off, V _{CCIO} = 3.3 V | C1 = 35 pF (2) |
| t_{ZX2} | IOE output buffer enable delay, slow slew rate = off, V _{CCIO} = 2.5 V | C1 = 35 pF (3) |
| t _{ZX3} | IOE output buffer enable delay, slow slew rate = on | C1 = 35 pF (4) |
| t _{INREG} | IOE input pad and buffer to IOE register delay | |
| t _{IOFD} | IOE register feedback delay | |
| t _{INCOMB} | IOE input pad and buffer to FastTrack Interconnect delay | |

| Symbol | Parameter | Conditions |
|------------------------|--|------------|
| t _{EABDATA1} | Data or address delay to EAB for combinatorial input | |
| t _{EABDATA2} | Data or address delay to EAB for registered input | |
| t _{EABWE1} | Write enable delay to EAB for combinatorial input | |
| t _{EABWE2} | Write enable delay to EAB for registered input | |
| t _{EABRE1} | Read enable delay to EAB for combinatorial input | |
| t _{EABRE2} | Read enable delay to EAB for registered input | |
| t _{EABCLK} | EAB register clock delay | |
| t _{EABCO} | EAB register clock-to-output delay | |
| t _{EABBYPASS} | Bypass register delay | |
| t _{EABSU} | EAB register setup time before clock | |
| t _{EABH} | EAB register hold time after clock | |
| t _{EABCLR} | EAB register asynchronous clear time to output delay | |
| t_{AA} | Address access delay (including the read enable to output delay) | |
| t _{WP} | Write pulse width | |
| t_{RP} | Read pulse width | |
| t _{WDSU} | Data setup time before falling edge of write pulse | (5) |
| t _{WDH} | Data hold time after falling edge of write pulse | (5) |
| t _{WASU} | Address setup time before rising edge of write pulse | (5) |
| t _{WAH} | Address hold time after falling edge of write pulse | (5) |
| t _{RASU} | Address setup time with respect to the falling edge of the read enable | |
| [‡] RAH | Address hold time with respect to the falling edge of the read enable | |
| ^t wo | Write enable to data output valid delay | |
| t_{DD} | Data-in to data-out valid delay | |
| t _{EABOUT} | Data-out delay | |
| t _{EABCH} | Clock high time | |
| t _{EABCL} | Clock low time | |

| Table 27. EAB | B Timing Macroparameters Note (1), (6) | | | | | | |
|-------------------------|---|------------|--|--|--|--|--|
| Symbol | Parameter | Conditions | | | | | |
| t _{EABAA} | EAB address access delay | | | | | | |
| t _{EABRCCOMB} | EAB asynchronous read cycle time | | | | | | |
| t _{EABRCREG} | EAB synchronous read cycle time | | | | | | |
| t_{EABWP} | EAB write pulse width | | | | | | |
| $t_{EABWCCOMB}$ | EAB asynchronous write cycle time | | | | | | |
| t _{EABWCREG} | EAB synchronous write cycle time | | | | | | |
| t _{EABDD} | EAB data-in to data-out valid delay | | | | | | |
| t _{EABDATA} CO | EAB clock-to-output delay when using output registers | | | | | | |
| t _{EABDATASU} | EAB data/address setup time before clock when using input register | | | | | | |
| t _{EABDATAH} | EAB data/address hold time after clock when using input register | | | | | | |
| t _{EABWESU} | EAB WE setup time before clock when using input register | | | | | | |
| t _{EABWEH} | EAB WE hold time after clock when using input register | | | | | | |
| t _{EABWDSU} | EAB data setup time before falling edge of write pulse when not using input registers | | | | | | |
| t _{EABWDH} | EAB data hold time after falling edge of write pulse when not using input registers | | | | | | |
| t _{EABWASU} | EAB address setup time before rising edge of write pulse when not using input registers | | | | | | |
| t _{EABWAH} | EAB address hold time after falling edge of write pulse when not using input registers | | | | | | |
| t _{EABWO} | EAB write enable to data output valid delay | | | | | | |

| Symbol | -1 Spee | d Grade | -2 Spee | d Grade | -3 Spee | d Grade | Unit |
|--------------------|---------|---------|---------|---------|---------|---------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{CGENR} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{CASC} | | 0.6 | | 0.9 | | 1.2 | ns |
| t _C | | 0.8 | | 1.0 | | 1.4 | ns |
| t _{CO} | | 0.6 | | 0.8 | | 1.1 | ns |
| t _{COMB} | | 0.4 | | 0.5 | | 0.7 | ns |
| t _{SU} | 0.4 | | 0.6 | | 0.7 | | ns |
| t _H | 0.5 | | 0.7 | | 0.9 | | ns |
| t _{PRE} | | 0.8 | | 1.0 | | 1.4 | ns |
| t _{CLR} | | 0.8 | | 1.0 | | 1.4 | ns |
| t _{CH} | 1.5 | | 2.0 | | 2.5 | | ns |
| t_{CL} | 1.5 | | 2.0 | | 2.5 | | ns |

| Symbol | -1 Spee | d Grade | -2 Spee | ed Grade | -3 Spee | ed Grade | Unit |
|---------------------|---------|---------|---------|----------|---------|----------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{IOD} | | 1.7 | | 2.0 | | 2.6 | ns |
| t _{IOC} | | 0.0 | | 0.0 | | 0.0 | ns |
| t_{IOCO} | | 1.4 | | 1.6 | | 2.1 | ns |
| t_{IOCOMB} | | 0.5 | | 0.7 | | 0.9 | ns |
| t _{IOSU} | 0.8 | | 1.0 | | 1.3 | | ns |
| t_{IOH} | 0.7 | | 0.9 | | 1.2 | | ns |
| t _{IOCLR} | | 0.5 | | 0.7 | | 0.9 | ns |
| t_{OD1} | | 3.0 | | 4.2 | | 5.6 | ns |
| t_{OD2} | | 3.0 | | 4.2 | | 5.6 | ns |
| t_{OD3} | | 4.0 | | 5.5 | | 7.3 | ns |
| t_{XZ} | | 3.5 | | 4.6 | | 6.1 | ns |
| t _{ZX1} | | 3.5 | | 4.6 | | 6.1 | ns |
| t _{ZX2} | | 3.5 | | 4.6 | | 6.1 | ns |
| t _{ZX3} | | 4.5 | | 5.9 | | 7.8 | ns |
| t _{INREG} | | 2.0 | | 2.6 | | 3.5 | ns |
| t _{IOFD} | | 0.5 | | 0.8 | | 1.2 | ns |
| t _{INCOMB} | | 0.5 | | 0.8 | | 1.2 | ns |

| Symbol | -1 Spee | d Grade | -2 Spee | -2 Speed Grade | | ed Grade | Unit |
|------------------------|---------|---------|---------|----------------|-----|----------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{EABDATA1} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{EABDATA1} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABWE1} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{EABWE2} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{EABRE1} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{EABRE2} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{EABBYPASS} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{EABSU} | 0.8 | | 1.0 | | 1.4 | | ns |
| t _{EABH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{EABCLR} | 0.3 | | 0.4 | | 0.5 | | ns |
| t_{AA} | | 4.0 | | 5.1 | | 6.6 | ns |
| t_{WP} | 2.7 | | 3.5 | | 4.7 | | ns |
| t_{RP} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{WDSU} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{WDH} | 0.2 | | 0.2 | | 0.3 | | ns |
| t _{WASU} | 1.6 | | 2.1 | | 2.8 | | ns |
| t _{WAH} | 1.6 | | 2.1 | | 2.8 | | ns |
| t _{RASU} | 3.0 | | 3.9 | | 5.2 | | ns |
| t _{RAH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{WO} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{DD} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{EABOUT} | | 0.2 | | 0.3 | | 0.3 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.5 | | ns |
| t _{EABCL} | 2.7 | | 3.5 | | 4.7 | | ns |

| Table 48. EPF10 | K100E Device | EAB Intern | al Timing M | acroparame | ters (Part 1 | of 2) No | ote (1) |
|-----------------------|----------------|------------|----------------|------------|----------------|----------|---------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{EABAA} | | 5.9 | | 7.6 | | 9.9 | ns |
| t _{EABRCOMB} | 5.9 | | 7.6 | | 9.9 | | ns |
| t _{EABRCREG} | 5.1 | | 6.5 | | 8.5 | | ns |
| t _{EABWP} | 2.7 | | 3.5 | | 4.7 | | ns |

Tables 52 through 58 show EPF10K130E device internal and external timing parameters.

| | (130E Device LE Timing Microparameters Note (1) | | | | | | |
|---------------------|---|----------|---------|----------|---------|----------|------|
| Symbol | -1 Spee | ed Grade | -2 Spee | ed Grade | -3 Spee | ed Grade | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t_{LUT} | | 0.6 | | 0.9 | | 1.3 | ns |
| t _{CLUT} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{RLUT} | | 0.7 | | 0.9 | | 0.2 | ns |
| t _{PACKED} | | 0.3 | | 0.5 | | 0.6 | ns |
| t _{EN} | | 0.2 | | 0.3 | | 0.4 | ns |
| t _{CICO} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{CGEN} | | 0.4 | | 0.6 | | 0.8 | ns |
| t _{CGENR} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{CASC} | | 0.6 | | 0.9 | | 1.2 | ns |
| t_{C} | | 0.3 | | 0.5 | | 0.6 | ns |
| t _{CO} | | 0.5 | | 0.7 | | 0.8 | ns |
| t _{COMB} | | 0.3 | | 0.5 | | 0.6 | ns |
| t _{SU} | 0.5 | | 0.7 | | 0.8 | | ns |
| t_H | 0.6 | | 0.7 | | 1.0 | | ns |
| t _{PRE} | | 0.9 | | 1.2 | | 1.6 | ns |
| t _{CLR} | | 0.9 | | 1.2 | | 1.6 | ns |
| t _{CH} | 1.5 | | 1.5 | | 2.5 | | ns |
| t _{CL} | 1.5 | | 1.5 | | 2.5 | | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|----------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{IOD} | | 1.3 | | 1.5 | | 2.0 | ns |
| t _{IOC} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{ioco} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _I OCOMB | | 0.6 | | 0.8 | | 1.0 | ns |
| iosu | 1.0 | | 1.2 | | 1.6 | | ns |
| t _{IOH} | 0.9 | | 0.9 | | 1.4 | | ns |
| t _{IOCLR} | | 0.6 | | 0.8 | | 1.0 | ns |
| OD1 | | 2.8 | | 4.1 | | 5.5 | ns |
| t_{OD2} | | 2.8 | | 4.1 | | 5.5 | ns |

| Table 54. EPF10K130E Device EAB Internal Microparameters (Part 2 of 2) Note (1) | | | | | | | |
|---|----------------|-----|----------------|-----|----------------|-----|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t_{DD} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{EABOUT} | | 0.2 | | 0.3 | | 0.3 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.5 | | ns |
| t _{EABCL} | 2.7 | | 3.5 | | 4.7 | | ns |

| Table 55. EPF10K130E Device EAB Internal Timing Macroparameters Note (1) | | | | | | | |
|--|----------------|-----|----------------|-----|----------------|-----|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{EABAA} | | 5.9 | | 7.5 | | 9.9 | ns |
| t _{EABRCOMB} | 5.9 | | 7.5 | | 9.9 | | ns |
| t _{EABRCREG} | 5.1 | | 6.4 | | 8.5 | | ns |
| t _{EABWP} | 2.7 | | 3.5 | | 4.7 | | ns |
| t _{EABWCOMB} | 5.9 | | 7.7 | | 10.3 | | ns |
| t _{EABWCREG} | 5.4 | | 7.0 | | 9.4 | | ns |
| t _{EABDD} | | 3.4 | | 4.5 | | 5.9 | ns |
| t _{EABDATACO} | | 0.5 | | 0.7 | | 0.8 | ns |
| t _{EABDATASU} | 0.8 | | 1.0 | | 1.4 | | ns |
| t _{EABDATAH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{EABWESU} | 1.1 | | 1.4 | | 1.9 | | ns |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWDSU} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{EABWDH} | 0.2 | | 0.2 | | 0.3 | | ns |
| t _{EABWASU} | 4.1 | | 5.1 | | 6.8 | | ns |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWO} | | 3.4 | | 4.5 | | 5.9 | ns |

Power Consumption

The supply power (P) for FLEX 10KE devices can be calculated with the following equation:

$$P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$$

The $I_{CCACTIVE}$ value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*.

Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.

The I_{CCACTIVE} value can be calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{\boldsymbol{MAX}} \times N \times \boldsymbol{tog_{LC}} \times \frac{\mu A}{MHz \times LE}$$

Where:

f_{MAX} = Maximum operating frequency in MHz N = Total number of LEs used in the device

togLC = Average percent of LEs toggling at each clock

(typically 12.5%)

K = Constant

Table 80 provides the constant (K) values for FLEX 10KE devices.

| Table 80. FLEX 10KE K Constant Values | | | | | |
|---------------------------------------|---------|--|--|--|--|
| Device | K Value | | | | |
| EPF10K30E | 4.5 | | | | |
| EPF10K50E | 4.8 | | | | |
| EPF10K50S | 4.5 | | | | |
| EPF10K100E | 4.5 | | | | |
| EPF10K130E | 4.6 | | | | |
| EPF10K200E | 4.8 | | | | |
| EPF10K200S | 4.6 | | | | |

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the Altera Digital Library for pin-out information.

Revision History

The information contained in the *FLEX 10KE Embedded Programmable Logic Data Sheet* version 2.5 supersedes information published in previous versions.

Version 2.5

The following changes were made to the *FLEX 10KE Embedded Programmable Logic Data Sheet* version 2.5:

- Note (1) added to Figure 23.
- Text added to "I/O Element" section on page 34.
- Updated Table 22.

Version 2.4

The following changes were made to the *FLEX 10KE Embedded Programmable Logic Data Sheet* version 2.4: updated text on page 34 and page 63.