E·XFL

Altera - EPF10K100EFC484-2X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| 2 0 0 0 0 0 | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 624 |
| Number of Logic Elements/Cells | 4992 |
| Total RAM Bits | 49152 |
| Number of I/O | 338 |
| Number of Gates | 257000 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k100efc484-2x |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 4. FLEX 10KE Package Sizes | | | | | | | | | | | |
|--|---------------------|-----------------|-------------------------|----------------------------|--------------------|----------------------------|----------------|--------------------|----------------------------|--|--|
| Device | 144- Pin TQFP | 208-Pin PQFP | 240-Pin PQFP RQFP | 256-Pin FineLine BGA | 356- Pin BGA | 484-Pin FineLine BGA | 599-Pin PGA | 600- Pin BGA | 672-Pin FineLine BGA | | |
| Pitch (mm) | 0.50 | 0.50 | 0.50 | 1.0 | 1.27 | 1.0 | - | 1.27 | 1.0 | | |
| Area (mm ²) | 484 | 936 | 1,197 | 289 | 1,225 | 529 | 3,904 | 2,025 | 729 | | |
| $\begin{array}{l} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$ | 22 × 22 | 30.6 × 30.6 | 34.6×34.6 | 17 × 17 | 35×35 | 23 × 23 | 62.5 × 62.5 | 45×45 | 27 × 27 | | |

General Description

Altera FLEX 10KE devices are enhanced versions of FLEX 10K devices. Based on reconfigurable CMOS SRAM elements, the FLEX architecture incorporates all features necessary to implement common gate array megafunctions. With up to 200,000 typical gates, FLEX 10KE devices provide the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.

The ability to reconfigure FLEX 10KE devices enables 100% testing prior to shipment and allows the designer to focus on simulation and design verification. FLEX 10KE reconfigurability eliminates inventory management for gate array designs and generation of test vectors for fault coverage.

Table 5 shows FLEX 10KE performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Similar to the FLEX 10KE architecture, embedded gate arrays are the fastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional "sea-of-gates" architecture. Additionally, embedded gate arrays have dedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays reduce die area and increase speed when compared to standard gate arrays. While embedded megafunctions typically cannot be customized, FLEX 10KE devices are programmable, providing the designer with full control over embedded megafunctions and general logic, while facilitating iterative design changes during debugging.

Each FLEX 10KE device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), wide data-path manipulation, microcontroller applications, and datatransformation functions. The logic array performs the same function as the sea-of-gates in the gate array and is used to implement general logic such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

FLEX 10KE devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers the EPC1, EPC2, and EPC16 configuration devices, which configure FLEX 10KE devices via a serial data stream. Configuration data can also be downloaded from system RAM or via the Altera BitBlasterTM, ByteBlasterMVTM, or MasterBlaster download cables. After a FLEX 10KE device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 85 ms, real-time changes can be made during system operation.

FLEX 10KE devices contain an interface that permits microprocessors to configure FLEX 10KE devices serially or in-parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10KE device as memory and configure it by writing to a virtual memory location, making it easy to reconfigure the device.

Functional Description

Each FLEX 10KE device contains an enhanced embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a four-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—such as 8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10KE devices (as well as to and from device pins) are provided by the FastTrack Interconnect routing structure, which is a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect routing structure. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 0.9 ns and hold times of 0 ns. As outputs, these registers provide clock-to-output times as low as 3.0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs. Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.



FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

Embedded Array Block

The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it is large and flexible, the EAB is suitable for functions such as multipliers, vector scalars, and error correction circuits. These functions can be combined in applications such as digital filters and microcontrollers.

Logic functions are implemented by programming the EAB with a readonly pattern during configuration, thereby creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of EABs. The large capacity of EABs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. For example, a single EAB can implement any function with 8 inputs and 16 outputs. Parameterized functions such as LPM functions can take advantage of the EAB automatically.

The FLEX 10KE EAB provides advantages over FPGAs, which implement on-board RAM as arrays of small, distributed RAM blocks. These small FPGA RAM blocks must be connected together to make RAM blocks of manageable size. The RAM blocks are connected together using multiplexers implemented with more logic blocks. These extra multiplexers cause extra delay, which slows down the RAM block. FPGA RAM blocks are also prone to routing problems because small blocks of RAM must be connected together to make larger blocks. In contrast, EABs can be used to implement large, dedicated blocks of RAM that eliminate these timing and routing concerns.

The FLEX 10KE enhanced EAB adds dual-port capability to the existing EAB structure. The dual-port structure is ideal for FIFO buffers with one or two clocks. The FLEX 10KE EAB can also support up to 16-bit-wide RAM blocks and is backward-compatible with any design containing FLEX 10K EABs. The FLEX 10KE EAB can act in dual-port or single-port mode. When in dual-port mode, separate clocks may be used for EAB read and write sections, which allows the EAB to be written and read at different rates. It also has separate synchronous clock enable signals for the EAB read and write sections, which allow independent control of these sections.



Figure 11. FLEX 10KE LE Operating Modes









Clearable Counter Mode





Figure 13. FLEX 10KE LAB Connections to Row & Column Interconnect

SameFrame Pin-Outs FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 18).





Printed Circuit Board Designed for 672-Pin FineLine BGA Package



 256-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements)
 672-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

| Table 13. ClockLock & ClockBoost Parameters for -2 Speed-Grade Devices | | | | | | | | | | | |
|--|---|----------------------|-----|-----|------------|------|--|--|--|--|--|
| Symbol | Parameter | Condition | Min | Тур | Max | Unit | | | | | |
| t _R | Input rise time | | | | 5 | ns | | | | | |
| t _F | Input fall time | | | | 5 | ns | | | | | |
| t _{INDUTY} | Input duty cycle | | 40 | | 60 | % | | | | | |
| f _{CLK1} | Input clock frequency (ClockBoost clock multiplication factor equals 1) | | 25 | | 75 | MHz | | | | | |
| f _{CLK2} | Input clock frequency (ClockBoost clock multiplication factor equals 2) | | 16 | | 37.5 | MHz | | | | | |
| f _{CLKDEV} | Input deviation from user specification in the MAX+PLUS II software (1) | | | | 25,000 (2) | PPM | | | | | |
| t _{INCLKSTB} | Input clock stability (measured between adjacent clocks) | | | | 100 | ps | | | | | |
| t _{LOCK} | Time required for ClockLock or ClockBoost to acquire lock (3) | | | | 10 | μs | | | | | |
| t _{JITTER} | Jitter on ClockLock or ClockBoost- | $t_{INCLKSTB} < 100$ | | | 250 | ps | | | | | |
| | generated clock (4) | $t_{INCLKSTB} < 50$ | | | 200 (4) | ps | | | | | |
| toutduty | Duty cycle for ClockLock or ClockBoost-generated clock | | 40 | 50 | 60 | % | | | | | |

Notes to tables:

- (1) To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f_{CLKDEV} parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{ITTER} specification is measured under long-term observation. The maximum value for t_{ITTER} is 200 ps if t_{INCLKSTB} is lower than 50 ps.

I/O Configuration

This section discusses the peripheral component interconnect (PCI) pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for FLEX 10KE devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera software logic options. The MultiVolt I/O interface is controlled by connecting V_{CCIO} to a different voltage than V_{CCINT} . Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

| Table 23. FLEX 10KE Device Capacitance Note (14) | | | | | | | | | | |
|--|---|-------------------------------------|-----|-----|------|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | | | |
| CIN | Input capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 10 | pF | | | | | |
| CINCLK | Input capacitance on dedicated clock pin | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF | | | | | |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 10 | pF | | | | | |

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ V or 3.3 V.
- (7) These values are specified under the FLEX 10KE Recommended Operating Conditions shown in Tables 20 and 21.
 (8) The FLEX 10KE input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS
- signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 22.
- (9) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed-grade commercial-temperature devices and -2 speed-grade-industrial temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V_{CCIO} by an external source.
- (14) Capacitance is sample-tested only.

Figure 22 shows the required relationship between V_{CCIO} and V_{CCINT} for 3.3-V PCI compliance.



Figure 23 shows the typical output drive characteristics of FLEX 10KE devices with 3.3-V and 2.5-V V_{CCIO}. The output driver is compliant to the 3.3-V *PCI Local Bus Specification*, *Revision 2.2* (when VCCIO pins are connected to 3.3 V). FLEX 10KE devices with a -1 speed grade also comply with the drive strength requirements of the *PCI Local Bus Specification*, *Revision 2.2* (when VCCINT pins are powered with a minimum supply of 2.375 V, and VCCIO pins are connected to 3.3 V). Therefore, these devices can be used in open 5.0-V PCI systems.

| Table 24. LE Timing Microparameters (Part 2 of 2) Note (1) | | | | | | | | |
|--|--|-----------|--|--|--|--|--|--|
| Symbol | Parameter | Condition | | | | | | |
| t _{CLR} | LE register clear delay | | | | | | | |
| t _{CH} | Minimum clock high time from clock pin | | | | | | | |
| t _{CL} | Minimum clock low time from clock pin | | | | | | | |

| Table 25. IOE | Timing Microparameters Note (1) | |
|---------------------|---|----------------|
| Symbol | Parameter | Conditions |
| t _{IOD} | IOE data delay | |
| t _{IOC} | IOE register control signal delay | |
| t _{IOCO} | IOE register clock-to-output delay | |
| t _{IOCOMB} | IOE combinatorial delay | |
| t _{IOSU} | IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear | |
| t _{IOH} | IOE register hold time for data and enable signals after clock | |
| t _{IOCLR} | IOE register clear time | |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off, V_{CCIO} = 3.3 V | C1 = 35 pF (2) |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off, V_{CCIO} = 2.5 V | C1 = 35 pF (3) |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on | C1 = 35 pF (4) |
| t _{XZ} | IOE output buffer disable delay | |
| t _{ZX1} | IOE output buffer enable delay, slow slew rate = off, V_{CCIO} = 3.3 V | C1 = 35 pF (2) |
| t _{ZX2} | IOE output buffer enable delay, slow slew rate = off, V_{CCIO} = 2.5 V | C1 = 35 pF (3) |
| t _{ZX3} | IOE output buffer enable delay, slow slew rate = on | C1 = 35 pF (4) |
| t _{INREG} | IOE input pad and buffer to IOE register delay | |
| t _{IOFD} | IOE register feedback delay | |
| t _{INCOMB} | IOE input pad and buffer to FastTrack Interconnect delay | |

| Table 27. EAE | 3 Timing Macroparameters Note (1), (6) | | | | | | |
|------------------------|---|------------|--|--|--|--|--|
| Symbol | Parameter | Conditions | | | | | |
| t _{EABAA} | EAB address access delay | | | | | | |
| t _{EABRCCOMB} | EAB asynchronous read cycle time | | | | | | |
| t _{EABRCREG} | EAB synchronous read cycle time | | | | | | |
| t _{EABWP} | EAB write pulse width | | | | | | |
| t _{EABWCCOMB} | EAB asynchronous write cycle time | | | | | | |
| t _{EABWCREG} | EAB synchronous write cycle time | | | | | | |
| t _{EABDD} | EAB data-in to data-out valid delay | | | | | | |
| t _{EABDATACO} | EAB clock-to-output delay when using output registers | | | | | | |
| t _{EABDATASU} | EAB data/address setup time before clock when using input register | | | | | | |
| t _{EABDATAH} | EAB data/address hold time after clock when using input register | | | | | | |
| t _{EABWESU} | EAB WE setup time before clock when using input register | | | | | | |
| t _{EABWEH} | EAB WE hold time after clock when using input register | | | | | | |
| t _{EABWDSU} | EAB data setup time before falling edge of write pulse when not using input registers | | | | | | |
| t _{EABWDH} | EAB data hold time after falling edge of write pulse when not using input registers | | | | | | |
| t _{EABWASU} | EAB address setup time before rising edge of write pulse when not using | | | | | | |
| | input registers | | | | | | |
| t _{EABWAH} | EAB address hold time after falling edge of write pulse when not using input | | | | | | |
| | registers | | | | | | |
| t _{EABWO} | EAB write enable to data output valid delay | | | | | | |

Figure 30. EAB Synchronous Timing Waveforms



EAB Synchronous Write (EAB Output Registers Used)



Tables 31 through 37 show EPF10K30E device internal and external timing parameters.

| Table 31. EPF10K30E Device LE Timing Microparameters (Part 1 of 2) Note (1) | | | | | | | | | | | |
|---|----------------|-----|----------------|-----|----------------|-----|------|--|--|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | | | |
| | Min | Max | Min | Max | Min | Max | | | | | |
| t _{LUT} | | 0.7 | | 0.8 | | 1.1 | ns | | | | |
| t _{CLUT} | | 0.5 | | 0.6 | | 0.8 | ns | | | | |
| t _{RLUT} | | 0.6 | | 0.7 | | 1.0 | ns | | | | |
| t _{PACKED} | | 0.3 | | 0.4 | | 0.5 | ns | | | | |
| t _{EN} | | 0.6 | | 0.8 | | 1.0 | ns | | | | |
| t _{CICO} | | 0.1 | | 0.1 | | 0.2 | ns | | | | |
| t _{CGEN} | | 0.4 | | 0.5 | | 0.7 | ns | | | | |

| Table 43. EPF10K50E External Timing Parameters Notes (1), (2) | | | | | | | | | | | |
|---|----------------|-----|----------------|------|----------------|------|------|--|--|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | | | |
| | Min | Мах | Min | Max | Min | Max | | | | | |
| t _{DRR} | | 8.5 | | 10.0 | | 13.5 | ns | | | | |
| t _{INSU} | 2.7 | | 3.2 | | 4.3 | | ns | | | | |
| t _{INH} | 0.0 | | 0.0 | | 0.0 | | ns | | | | |
| t _{оитсо} | 2.0 | 4.5 | 2.0 | 5.2 | 2.0 | 7.3 | ns | | | | |
| t _{PCISU} | 3.0 | | 4.2 | | - | | ns | | | | |
| t _{PCIH} | 0.0 | | 0.0 | | - | | ns | | | | |
| t _{PCICO} | 2.0 | 6.0 | 2.0 | 7.7 | - | - | ns | | | | |

 Table 44. EPF10K50E External Bidirectional Timing Parameters
 Notes (1), (2)

| | r | | | | - | | |
|-------------------------|----------------|-----|----------------|-----|----------------|------|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} | 2.7 | | 3.2 | | 4.3 | | ns |
| t _{INHBIDIR} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{OUTCOBIDIR} | 2.0 | 4.5 | 2.0 | 5.2 | 2.0 | 7.3 | ns |
| t _{XZBIDIR} | | 6.8 | | 7.8 | | 10.1 | ns |
| tZXBIDIR | | 6.8 | | 7.8 | | 10.1 | ns |

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

Tables 45 through 51 show EPF10K100E device internal and external timing parameters.

| Table 45. EPF10K100E Device LE Timing Microparameters Note (1) | | | | | | | | | | |
|--|--|-----|----------------|-----|----------------------------|-----|----------------|--|------|--|
| Symbol | bol -1 Speed Grade -2 Speed Grade -3 Speed Grade | | -1 Speed Grade | | Speed Grade -2 Speed Grade | | -3 Speed Grade | | Unit | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{LUT} | | 0.7 | | 1.0 | | 1.5 | ns | | | |
| t _{CLUT} | | 0.5 | | 0.7 | | 0.9 | ns | | | |
| t _{RLUT} | | 0.6 | | 0.8 | | 1.1 | ns | | | |
| t _{PACKED} | | 0.3 | | 0.4 | | 0.5 | ns | | | |
| t _{EN} | | 0.2 | | 0.3 | | 0.3 | ns | | | |
| t _{CICO} | | 0.1 | | 0.1 | | 0.2 | ns | | | |
| t _{CGEN} | | 0.4 | | 0.5 | | 0.7 | ns | | | |

Tables 52 through 58 show EPF10K130E device internal and external timing parameters.

| Table 52. EPF10K130E Device LE Timing Microparameters Note (1) | | | | | | | | | |
|--|---------|---------|---------|----------|---------|----------|------|--|--|
| Symbol | -1 Spee | d Grade | -2 Spee | ed Grade | -3 Spee | ed Grade | Unit | | |
| | Min | Max | Min | Мах | Min | Мах | | | |
| t _{LUT} | | 0.6 | | 0.9 | | 1.3 | ns | | |
| t _{CLUT} | | 0.6 | | 0.8 | | 1.0 | ns | | |
| t _{RLUT} | | 0.7 | | 0.9 | | 0.2 | ns | | |
| t _{PACKED} | | 0.3 | | 0.5 | | 0.6 | ns | | |
| t _{EN} | | 0.2 | | 0.3 | | 0.4 | ns | | |
| t _{CICO} | | 0.1 | | 0.1 | | 0.2 | ns | | |
| t _{CGEN} | | 0.4 | | 0.6 | | 0.8 | ns | | |
| t _{CGENR} | | 0.1 | | 0.1 | | 0.2 | ns | | |
| t _{CASC} | | 0.6 | | 0.9 | | 1.2 | ns | | |
| t _C | | 0.3 | | 0.5 | | 0.6 | ns | | |
| t _{CO} | | 0.5 | | 0.7 | | 0.8 | ns | | |
| t _{COMB} | | 0.3 | | 0.5 | | 0.6 | ns | | |
| t _{SU} | 0.5 | | 0.7 | | 0.8 | | ns | | |
| t _H | 0.6 | | 0.7 | | 1.0 | | ns | | |
| t _{PRE} | | 0.9 | | 1.2 | | 1.6 | ns | | |
| t _{CLR} | | 0.9 | | 1.2 | | 1.6 | ns | | |
| t _{CH} | 1.5 | | 1.5 | | 2.5 | | ns | | |
| t _{CL} | 1.5 | | 1.5 | | 2.5 | | ns | | |

 Table 53. EPF10K130E Device IOE Timing Microparameters
 Note (1)

| Symbol | -1 Spee | ed Grade | -2 Spee | d Grade | -3 Spee | d Grade | Unit |
|---------------------|---------|----------|---------|---------|---------|---------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{IOD} | | 1.3 | | 1.5 | | 2.0 | ns |
| t _{IOC} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{IOCO} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{IOCOMB} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{IOSU} | 1.0 | | 1.2 | | 1.6 | | ns |
| t _{IOH} | 0.9 | | 0.9 | | 1.4 | | ns |
| t _{IOCLR} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{OD1} | | 2.8 | | 4.1 | | 5.5 | ns |
| t _{OD2} | | 2.8 | | 4.1 | | 5.5 | ns |

| Table 54. EPF10K130E Device EAB Internal Microparameters (Part 2 of 2) Note (1) | | | | | | | |
|---|---------|---------|---------|---------|---------|---------|------|
| Symbol | -1 Spee | d Grade | -2 Spee | d Grade | -3 Spee | d Grade | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{DD} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{EABOUT} | | 0.2 | | 0.3 | | 0.3 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.5 | | ns |
| t _{EABCL} | 2.7 | | 3.5 | | 4.7 | | ns |

| Table 55. EPF10K130E Device EAB Internal Timing Macroparameters Note (1) | | | | | | | |
|--|----------------|-----|----------------|-----|----------------|-----|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{EABAA} | | 5.9 | | 7.5 | | 9.9 | ns |
| t _{EABRCOMB} | 5.9 | | 7.5 | | 9.9 | | ns |
| t _{EABRCREG} | 5.1 | | 6.4 | | 8.5 | | ns |
| t _{EABWP} | 2.7 | | 3.5 | | 4.7 | | ns |
| t _{EABWCOMB} | 5.9 | | 7.7 | | 10.3 | | ns |
| t _{EABWCREG} | 5.4 | | 7.0 | | 9.4 | | ns |
| t _{EABDD} | | 3.4 | | 4.5 | | 5.9 | ns |
| t _{EABDATACO} | | 0.5 | | 0.7 | | 0.8 | ns |
| t _{EABDATASU} | 0.8 | | 1.0 | | 1.4 | | ns |
| t _{EABDATAH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{EABWESU} | 1.1 | | 1.4 | | 1.9 | | ns |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWDSU} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{EABWDH} | 0.2 | | 0.2 | | 0.3 | | ns |
| t _{EABWASU} | 4.1 | | 5.1 | | 6.8 | | ns |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWO} | | 3.4 | | 4.5 | | 5.9 | ns |

| Table 62. EPF10K200E Device EAB Internal Timing Macroparameters (Part 2 of 2) Note (1) | | | | | | | |
|--|----------------|-----|----------------|-----|----------------|-----|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{EABWCOMB} | 6.7 | | 8.1 | | 10.7 | | ns |
| t _{EABWCREG} | 6.6 | | 8.0 | | 10.6 | | ns |
| t _{EABDD} | | 4.0 | | 5.1 | | 6.7 | ns |
| t _{EABDATACO} | | 0.8 | | 1.0 | | 1.3 | ns |
| t _{EABDATASU} | 1.3 | | 1.6 | | 2.1 | | ns |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWESU} | 0.9 | | 1.1 | | 1.5 | | ns |
| t _{EABWEH} | 0.4 | | 0.5 | | 0.6 | | ns |
| t _{EABWDSU} | 1.5 | | 1.8 | | 2.4 | | ns |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWASU} | 3.0 | | 3.6 | | 4.7 | | ns |
| t _{EABWAH} | 0.4 | | 0.5 | | 0.7 | | ns |
| t _{EABWO} | | 3.4 | | 4.4 | | 5.8 | ns |

 Table 63. EPF10K200E Device Interconnect Timing Microparameters
 Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-------------------------|----------------|-----|----------------|-----|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{DIN2IOE} | | 4.2 | | 4.6 | | 5.7 | ns |
| t _{DIN2LE} | | 1.7 | | 1.7 | | 2.0 | ns |
| t _{DIN2DATA} | | 1.9 | | 2.1 | | 3.0 | ns |
| t _{DCLK2IOE} | | 2.5 | | 2.9 | | 4.0 | ns |
| t _{DCLK2LE} | | 1.7 | | 1.7 | | 2.0 | ns |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{SAMEROW} | | 2.3 | | 2.6 | | 3.6 | ns |
| t _{SAMECOLUMN} | | 2.5 | | 2.7 | | 4.1 | ns |
| t _{DIFFROW} | | 4.8 | | 5.3 | | 7.7 | ns |
| t _{TWOROWS} | | 7.1 | | 7.9 | | 11.3 | ns |
| t _{LEPERIPH} | | 7.0 | | 7.6 | | 9.0 | ns |
| t _{LABCARRY} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{LABCASC} | | 0.9 | | 1.0 | | 1.4 | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{EABDATA1} | | 1.7 | | 2.4 | | 3.2 | ns |
| t _{EABDATA2} | | 0.4 | | 0.6 | | 0.8 | ns |
| t _{EABWE1} | | 1.0 | | 1.4 | | 1.9 | ns |
| t _{EABWE2} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABRE1} | | 0.0 | | 0.0 | | 0.0 | |
| t _{EABRE2} | | 0.4 | | 0.6 | | 0.8 | |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 0.8 | | 1.1 | | 1.5 | ns |
| t _{EABBYPASS} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABSU} | 0.7 | | 1.0 | | 1.3 | | ns |
| t _{EABH} | 0.4 | | 0.6 | | 0.8 | | ns |
| t _{EABCLR} | 0.8 | | 1.1 | | 1.5 | | |
| t _{AA} | | 2.0 | | 2.8 | | 3.8 | ns |
| t _{WP} | 2.0 | | 2.8 | | 3.8 | | ns |
| t _{RP} | 1.0 | | 1.4 | | 1.9 | | |
| t _{WDSU} | 0.5 | | 0.7 | | 0.9 | | ns |
| t _{WDH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{WASU} | 1.0 | | 1.4 | | 1.9 | | ns |
| t _{WAH} | 1.5 | | 2.1 | | 2.9 | | ns |
| t _{RASU} | 1.5 | | 2.1 | | 2.8 | | |
| t _{RAH} | 0.1 | | 0.1 | | 0.2 | | |
| t _{WO} | | 2.1 | | 2.9 | | 4.0 | ns |
| t _{DD} | | 2.1 | | 2.9 | | 4.0 | ns |
| t _{EABOUT} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.5 | | ns |
| t _{EABCL} | 1.5 | | 2.0 | | 2.5 | | ns |

Additionally, the Altera software offers several features that help plan for future device migration by preventing the use of conflicting I/O pins.

| Table 81. I/O Counts for FLEX 10KA & FLEX 10KE Devices | | | | | | |
|--|-----------|----------------|-----------|--|--|--|
| FLEX 10 | KA | FLEX 10 | KE | | | |
| Device | I/O Count | Device | I/O Count | | | |
| EPF10K30AF256 | 191 | EPF10K30EF256 | 176 | | | |
| EPF10K30AF484 | 246 | EPF10K30EF484 | 220 | | | |
| EPF10K50VB356 | 274 | EPF10K50SB356 | 220 | | | |
| EPF10K50VF484 | 291 | EPF10K50EF484 | 254 | | | |
| EPF10K50VF484 | 291 | EPF10K50SF484 | 254 | | | |
| EPF10K100AF484 | 369 | EPF10K100EF484 | 338 | | | |

Configuration Schemes

The configuration data for a FLEX 10KE device can be loaded with one of five configuration schemes (see Table 82), chosen on the basis of the target application. An EPC1, EPC2, or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of a FLEX 10KE device, allowing automatic configuration on system power-up.

Multiple FLEX 10KE devices can be configured in any of the five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device. Additional FLEX 10K, FLEX 10KA, FLEX 10KE, and FLEX 6000 devices can be configured in the same serial chain.

| Table 82. Data Sources for FLEX 10KE Configuration | | | | | |
|--|---|--|--|--|--|
| Configuration Scheme | Data Source | | | | |
| Configuration device | EPC1, EPC2, or EPC16 configuration device | | | | |
| Passive serial (PS) | BitBlaster, ByteBlasterMV, or MasterBlaster download cables, or serial data source | | | | |
| Passive parallel asynchronous (PPA) | Parallel data source | | | | |
| Passive parallel synchronous (PPS) | Parallel data source | | | | |
| JTAG | BitBlaster or ByteBlasterMV download cables, or microprocessor with a Jam STAPL file or JBC file | | | | |