# E·XFL

### Intel - EPF10K100EFI484-2N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 624   |
| Number of Logic Elements/Cells | 4992  |
| Total RAM Bits                 | 49152   |
| Number of I/O                  | 338   |
| Number of Gates                | 257000  |
| Voltage - Supply               | 2.375V ~ 2.625V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 85°C (TA)   |
| Package / Case                 | 484-BBGA  |
| Supplier Device Package        | 484-FBGA (23x23)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/epf10k100efi484-2n |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 2. FLEX 10KE Device Features |                |            |                          |
|------------------------------------|----------------|------------|--------------------------|
| Feature                            | EPF10K100E (2) | EPF10K130E | EPF10K200E<br>EPF10K200S |
| Typical gates (1)                  | 100,000        | 130,000    | 200,000                  |
| Maximum system gates               | 257,000        | 342,000    | 513,000                  |
| Logic elements (LEs)               | 4,992          | 6,656      | 9,984                    |
| EABs                               | 12             | 16         | 24                       |
| Total RAM bits                     | 49,152         | 65,536     | 98,304                   |
| Maximum user I/O pins              | 338            | 413        | 470                      |

#### Note to tables:

- (1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.
- (2) New EPF10K100B designs should use EPF10K100E devices.

# ...and More

- Fabricated on an advanced process and operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLock<sup>™</sup> and ClockBoost<sup>™</sup> options for reduced clock \_ delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration
- Flexible interconnect
  - FastTrack<sup>®</sup> Interconnect continuous routing structure for fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
  - Tri-state emulation that implements internal tri-state buses
  - Up to six global clock signals and four global clear signals
  - Powerful I/O pins
    - Individual tri-state output enable control for each pin
    - Open-drain option on each I/O pin
    - Programmable output slew-rate control to reduce switching noise
    - Clamp to V<sub>CCIO</sub> user-selectable on a pin-by-pin basis
    - Supports hot-socketing

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800
- Flexible package options
  - Available in a variety of packages with 144 to 672 pins, including the innovative FineLine BGA<sup>™</sup> packages (see Tables 3 and 4)
  - SameFrame<sup>™</sup> pin-out compatibility between FLEX 10KA and FLEX 10KE devices across a range of device densities and pin counts
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

| Table 3. FLE | X 10KE Pad      | ckage Optio     | ons & I/O Pi            | n Count                    | Notes (1),     | (2)                        |                |                |                            |
|--------------|-----------------|-----------------|-------------------------|----------------------------|----------------|----------------------------|----------------|----------------|----------------------------|
| Device       | 144-Pin<br>TQFP | 208-Pin<br>PQFP | 240-Pin<br>PQFP<br>RQFP | 256-Pin<br>FineLine<br>BGA | 356-Pin<br>BGA | 484-Pin<br>FineLine<br>BGA | 599-Pin<br>PGA | 600-Pin<br>BGA | 672-Pin<br>FineLine<br>BGA |
| EPF10K30E    | 102             | 147             |                         | 176                        |                | 220                        |                |                | 220 (3)                    |
| EPF10K50E    | 102             | 147             | 189                     | 191                        |                | 254                        |                |                | 254 (3)                    |
| EPF10K50S    | 102             | 147             | 189                     | 191                        | 220            | 254                        |                |                | 254 (3)                    |
| EPF10K100E   |                 | 147             | 189                     | 191                        | 274            | 338                        |                |                | 338 (3)                    |
| EPF10K130E   |                 |                 | 186                     |                            | 274            | 369                        |                | 424            | 413                        |
| EPF10K200E   |                 |                 |                         |                            |                |                            | 470            | 470            | 470                        |
| EPF10K200S   |                 |                 | 182                     |                            | 274            | 369                        | 470            | 470            | 470                        |

#### Notes:

- (1) FLEX 10KE device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and 672-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.

| Table 5. FLEX TUKE Performance              |          |         |                |                |                |       |
|---|----------|---------|----------------|----------------|----------------|-------|
| Application                                 | Resource | es Used |                | Performance    |                | Units |
|   | LEs      | EABs    | -1 Speed Grade | -2 Speed Grade | -3 Speed Grade |       |
| 16-bit loadable counter                     | 16       | 0       | 285            | 250            | 200            | MHz   |
| 16-bit accumulator                          | 16       | 0       | 285            | 250            | 200            | MHz   |
| 16-to-1 multiplexer (1)                     | 10       | 0       | 3.5            | 4.9            | 7.0            | ns    |
| 16-bit multiplier with 3-stage pipeline (2) | 592      | 0       | 156            | 131            | 93             | MHz   |
| $256 \times 16$ RAM read cycle speed (2)    | 0        | 1       | 196            | 154            | 118            | MHz   |
| $256 \times 16$ RAM write cycle speed (2)   | 0        | 1       | 185            | 143            | 106            | MHz   |

# Table 5. FLEX 10KE Performance

#### Notes:

(1) This application uses combinatorial inputs and outputs.

(2) This application uses registered inputs and outputs.

Table 6 shows FLEX 10KE performance for more complex designs. These designs are available as Altera MegaCore $^{\circ}$  functions.

| Table 6. FLEX 10KE Performance for Complex Designs             |          |                |                |                |        |
|--|----------|----------------|----------------|----------------|--------|
| Application  | LEs Used | Performance    |                |                | Units  |
|  |          | -1 Speed Grade | -2 Speed Grade | -3 Speed Grade |        |
| 8-bit, 16-tap parallel finite impulse<br>response (FIR) filter | 597      | 192            | 156            | 116            | MSPS   |
| 8-bit, 512-point fast Fourier                                  | 1,854    | 23.4           | 28.7           | 38.9           | µs (1) |
| transform (FFT) function                                       |          | 113            | 92             | 68             | MHz    |
| a16450 universal asynchronous<br>receiver/transmitter (UART)   | 342      | 36             | 28             | 20.5           | MHz    |

#### Note:

(1) These values are for calculation time. Calculation time = number of clocks required /  $f_{max}$ . Number of clocks required = ceiling [log 2 (points)/2] × [points +14 + ceiling]

Similar to the FLEX 10KE architecture, embedded gate arrays are the fastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional "sea-of-gates" architecture. Additionally, embedded gate arrays have dedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays reduce die area and increase speed when compared to standard gate arrays. While embedded megafunctions typically cannot be customized, FLEX 10KE devices are programmable, providing the designer with full control over embedded megafunctions and general logic, while facilitating iterative design changes during debugging.

Each FLEX 10KE device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), wide data-path manipulation, microcontroller applications, and datatransformation functions. The logic array performs the same function as the sea-of-gates in the gate array and is used to implement general logic such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

FLEX 10KE devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers the EPC1, EPC2, and EPC16 configuration devices, which configure FLEX 10KE devices via a serial data stream. Configuration data can also be downloaded from system RAM or via the Altera BitBlaster<sup>TM</sup>, ByteBlasterMV<sup>TM</sup>, or MasterBlaster download cables. After a FLEX 10KE device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 85 ms, real-time changes can be made during system operation.

FLEX 10KE devices contain an interface that permits microprocessors to configure FLEX 10KE devices serially or in-parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10KE device as memory and configure it by writing to a virtual memory location, making it easy to reconfigure the device.

For more information on FLEX device configuration, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- MasterBlaster Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)

FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information. The EAB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 3.



The FLEX 10KE EAB can be used in a single-port mode, which is useful for backward-compatibility with FLEX 10K designs (see Figure 4).



#### Figure 4. FLEX 10KE Device in Single-Port RAM Mode

#### Note:

(1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock. In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.



### Altera Corporation



### Figure 13. FLEX 10KE LAB Connections to Row & Column Interconnect

| Symbol                | Parameter   | Condition            | Min | Тур | Max        | Unit |
|-----------------------|---|----------------------|-----|-----|------------|------|
| t <sub>R</sub>        | Input rise time   |                      |     |     | 5          | ns   |
| t <sub>F</sub>        | Input fall time   |                      |     |     | 5          | ns   |
| t <sub>INDUTY</sub>   | Input duty cycle  |                      | 40  |     | 60         | %    |
| f <sub>CLK1</sub>     | Input clock frequency (ClockBoost clock multiplication factor equals 1)       |                      | 25  |     | 75         | MHz  |
| f <sub>CLK2</sub>     | Input clock frequency (ClockBoost clock multiplication factor equals 2)       |                      | 16  |     | 37.5       | MHz  |
| f <sub>CLKDEV</sub>   | Input deviation from user<br>specification in the MAX+PLUS II<br>software (1) |                      |     |     | 25,000 (2) | PPM  |
| t <sub>INCLKSTB</sub> | Input clock stability (measured between adjacent clocks)                      |                      |     |     | 100        | ps   |
| t <sub>LOCK</sub>     | Time required for ClockLock or ClockBoost to acquire lock (3)                 |                      |     |     | 10         | μs   |
| t <sub>JITTER</sub>   | Jitter on ClockLock or ClockBoost-  | $t_{INCLKSTB} < 100$ |     |     | 250        | ps   |
|                       | generated clock (4)   | $t_{INCLKSTB} < 50$  |     |     | 200 (4)    | ps   |
| toutduty              | Duty cycle for ClockLock or<br>ClockBoost-generated clock                     |                      | 40  | 50  | 60         | %    |

#### Notes to tables:

- (1) To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f<sub>CLKDEV</sub> parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t<sub>LOCK</sub> value is less than the time required for configuration.
- (4) The t<sub>ITTER</sub> specification is measured under long-term observation. The maximum value for t<sub>ITTER</sub> is 200 ps if t<sub>INCLKSTB</sub> is lower than 50 ps.

# I/O Configuration

This section discusses the peripheral component interconnect (PCI) pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for FLEX 10KE devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera software logic options. The MultiVolt I/O interface is controlled by connecting  $V_{CCIO}$  to a different voltage than  $V_{CCINT}$ . Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10KE devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. FLEX 10KE devices can also be configured using the JTAG pins through the BitBlaster or ByteBlasterMV download cable, or via hardware that uses the Jam<sup>™</sup> STAPL programming and test language. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. FLEX 10KE devices support the JTAG instructions shown in Table 15.

| Table 15. FLEX 10KE | JTAG Instructions  |
|---------------------|--|
| JTAG Instruction    | Description  |
| SAMPLE/PRELOAD      | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.   |
| EXTEST              | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.   |
| BYPASS              | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.   |
| USERCODE            | Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.   |
| IDCODE              | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.  |
| ICR Instructions    | These instructions are used when configuring a FLEX 10KE device via JTAG ports with a BitBlaster or ByteBlasterMV download cable, or using a Jam File ( <b>.jam</b> ) or Jam Byte-Code File ( <b>.jbc</b> ) via an embedded processor. |

The instruction register length of FLEX 10KE devices is 10 bits. The USERCODE register length in FLEX 10KE devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. Tables 16 and 17 show the boundary-scan register length and device IDCODE information for FLEX 10KE devices.

| Table 16. FLEX 10KE Boundary-Scan Register Length |                               |  |
|---|-------------------------------|--|
| Device  | Boundary-Scan Register Length |  |
| EPF10K30E   | 690                           |  |
| EPF10K50E   | 798                           |  |
| EPF10K50S   |                               |  |
| EPF10K100E  | 1,050                         |  |
| EPF10K130E  | 1,308                         |  |
| EPF10K200E<br>EPF10K200S                          | 1,446                         |  |

| Symbol            | Parameter                                      | Conditions   | Min                            | Тур | Max                                 | Unit       |
|-------------------|--|--|--------------------------------|-----|-------------------------------------|------------|
| V <sub>IH</sub>   | High-level input<br>voltage                    |  | $1.7, 0.5 \times V_{CCIO}$ (8) |     | 5.75                                | V          |
| V <sub>IL</sub>   | Low-level input voltage                        |  | -0.5                           |     | 0.8,<br>0.3 × V <sub>CCIO</sub> (8) | V          |
| V <sub>OH</sub>   | 3.3-V high-level TTL<br>output voltage         | I <sub>OH</sub> = -8 mA DC,<br>V <sub>CCIO</sub> = 3.00 V <i>(9)</i>               | 2.4                            |     |                                     | V          |
|                   | 3.3-V high-level<br>CMOS output voltage        | I <sub>OH</sub> = -0.1 mA DC,<br>V <sub>CCIO</sub> = 3.00 V <i>(9)</i>             | V <sub>CCIO</sub> -0.2         |     |                                     | V          |
|                   | 3.3-V high-level PCI<br>output voltage         | $I_{OH} = -0.5 \text{ mA DC},$<br>$V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V} (9)$ | $0.9 	imes V_{CCIO}$           |     |                                     | V          |
|                   | 2.5-V high-level output voltage                | $I_{OH} = -0.1 \text{ mA DC},$<br>$V_{CCIO} = 2.30 \text{ V} (9)$                  | 2.1                            |     |                                     | V          |
|                   |  | I <sub>OH</sub> = –1 mA DC,<br>V <sub>CCIO</sub> = 2.30 V <i>(9)</i>               | 2.0                            |     |                                     | V          |
|                   |  | $I_{OH} = -2 \text{ mA DC},$<br>$V_{CCIO} = 2.30 \text{ V } (9)$                   | 1.7                            |     |                                     | V          |
| V <sub>OL</sub>   | 3.3-V low-level TTL<br>output voltage          | I <sub>OL</sub> = 12 mA DC,<br>V <sub>CCIO</sub> = 3.00 V (10)                     |                                |     | 0.45                                | V          |
|                   | 3.3-V low-level CMOS<br>output voltage         | $I_{OL} = 0.1 \text{ mA DC},$<br>$V_{CCIO} = 3.00 \text{ V} (10)$                  |                                |     | 0.2                                 | V          |
|                   | 3.3-V low-level PCI<br>output voltage          | I <sub>OL</sub> = 1.5 mA DC,<br>V <sub>CCIO</sub> = 3.00 to 3.60 V<br>(10)         |                                |     | $0.1 	imes V_{CCIO}$                | V          |
|                   | 2.5-V low-level output voltage                 | $I_{OL} = 0.1 \text{ mA DC},$<br>$V_{CCIO} = 2.30 \text{ V} (10)$                  |                                |     | 0.2                                 | V          |
|                   |  | I <sub>OL</sub> = 1 mA DC,<br>V <sub>CCIO</sub> = 2.30 V (10)                      |                                |     | 0.4                                 | V          |
|                   |  | I <sub>OL</sub> = 2 mA DC,<br>V <sub>CCIO</sub> = 2.30 V (10)                      |                                |     | 0.7                                 | V          |
| I <sub>I</sub>    | Input pin leakage<br>current                   | $V_{I} = V_{CCIOmax}$ to 0 V (11)  | -10                            |     | 10                                  | μA         |
| I <sub>OZ</sub>   | Tri-stated I/O pin<br>leakage current          | $V_{O} = V_{CCIOmax}$ to 0 V (11)  | -10                            |     | 10                                  | μ <b>A</b> |
| I <sub>CC0</sub>  | V <sub>CC</sub> supply current<br>(standby)    | V <sub>I</sub> = ground, no load, no<br>toggling inputs                            |                                | 5   |                                     | mA         |
|                   |  | V <sub>I</sub> = ground, no load, no toggling inputs <i>(12)</i>                   |                                | 10  |                                     | mA         |
| R <sub>CONF</sub> | Value of I/O pin pull-                         | V <sub>CCIO</sub> = 3.0 V (13)   | 20                             |     | 50                                  | k¾         |
|                   | up resistor before and<br>during configuration | $V_{CCIO} = 2.3 V (13)$  | 30                             |     | 80                                  | k¾         |



Figure 26. FLEX 10KE Device IOE Timing Model

Figure 27. FLEX 10KE Device EAB Timing Model



# FLEX 10KE Embedded Programmable Logic Devices Data Sheet

| Table 24. LE     | Timing Microparameters (Part 2 of 2) Note (1) |           |
|------------------|---|-----------|
| Symbol           | Parameter                                     | Condition |
| t <sub>CLR</sub> | LE register clear delay                       |           |
| t <sub>CH</sub>  | Minimum clock high time from clock pin        |           |
| t <sub>CL</sub>  | Minimum clock low time from clock pin         |           |

| Table 25. IO        | E Timing Microparameters Note (1)   |                |
|---------------------|---|----------------|
| Symbol              | Parameter   | Conditions     |
| t <sub>IOD</sub>    | IOE data delay  |                |
| t <sub>IOC</sub>    | IOE register control signal delay   |                |
| t <sub>IOCO</sub>   | IOE register clock-to-output delay  |                |
| t <sub>IOCOMB</sub> | IOE combinatorial delay   |                |
| t <sub>IOSU</sub>   | IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear |                |
| t <sub>IOH</sub>    | IOE register hold time for data and enable signals after clock  |                |
| t <sub>IOCLR</sub>  | IOE register clear time   |                |
| t <sub>OD1</sub>    | Output buffer and pad delay, slow slew rate = off, $V_{CCIO}$ = 3.3 V   | C1 = 35 pF (2) |
| t <sub>OD2</sub>    | Output buffer and pad delay, slow slew rate = off, $V_{CCIO}$ = 2.5 V   | C1 = 35 pF (3) |
| t <sub>OD3</sub>    | Output buffer and pad delay, slow slew rate = on  | C1 = 35 pF (4) |
| t <sub>XZ</sub>     | IOE output buffer disable delay   |                |
| t <sub>ZX1</sub>    | IOE output buffer enable delay, slow slew rate = off, $V_{CCIO}$ = 3.3 V  | C1 = 35 pF (2) |
| t <sub>ZX2</sub>    | IOE output buffer enable delay, slow slew rate = off, $V_{CCIO}$ = 2.5 V  | C1 = 35 pF (3) |
| t <sub>ZX3</sub>    | IOE output buffer enable delay, slow slew rate = on   | C1 = 35 pF (4) |
| t <sub>INREG</sub>  | IOE input pad and buffer to IOE register delay  |                |
| t <sub>IOFD</sub>   | IOE register feedback delay   |                |
| t <sub>INCOMB</sub> | IOE input pad and buffer to FastTrack Interconnect delay  |                |

#### FLEX 10KE Embedded Programmable Logic Devices Data Sheet

| Symbol                  | Parameter  | Conditions |
|-------------------------|--|------------|
| t <sub>DIN2IOE</sub>    | Delay from dedicated input pin to IOE control input  | (7)        |
| t <sub>DIN2LE</sub>     | Delay from dedicated input pin to LE or EAB control input  | (7)        |
| t <sub>DCLK2IOE</sub>   | Delay from dedicated clock pin to IOE clock  | (7)        |
| t <sub>DCLK2LE</sub>    | Delay from dedicated clock pin to LE or EAB clock  | (7)        |
| t <sub>DIN2DATA</sub>   | Delay from dedicated input or clock to LE or EAB data  | (7)        |
| t <sub>SAMELAB</sub>    | Routing delay for an LE driving another LE in the same LAB   |            |
| t <sub>SAMEROW</sub>    | Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row                                | (7)        |
| t <sub>SAMECOLUMN</sub> | Routing delay for an LE driving an IOE in the same column  | (7)        |
| t <sub>DIFFROW</sub>    | Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row                                   | (7)        |
| t <sub>TWOROWS</sub>    | Routing delay for a row IOE or EAB driving an LE or EAB in a different row   | (7)        |
| t <sub>LEPERIPH</sub>   | Routing delay for an LE driving a control signal of an IOE via the peripheral control bus                            | (7)        |
| t <sub>LABCARRY</sub>   | Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB     |            |
| t <sub>LABCASC</sub>    | Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB |            |

| Table 29. Ex       | ternal Timing Parameters   |            |
|--------------------|--|------------|
| Symbol             | Parameter  | Conditions |
| t <sub>DRR</sub>   | Register-to-register delay via four LEs, three row interconnects, and four local interconnects | (8)        |
| t <sub>INSU</sub>  | Setup time with global clock at IOE register   | (9)        |
| t <sub>INH</sub>   | Hold time with global clock at IOE register  | (9)        |
| t <sub>outco</sub> | Clock-to-output delay with global clock at IOE register  | (9)        |
| t <sub>PCISU</sub> | Setup time with global clock for registers used in PCI designs                                 | (9),(10)   |
| t <sub>PCIH</sub>  | Hold time with global clock for registers used in PCI designs                                  | (9),(10)   |
| t <sub>PCICO</sub> | Clock-to-output delay with global clock for registers used in PCI designs                      | (9),(10)   |

| Symbol                 | -1 Spee | d Grade | -2 Speed Grade |     | -3 Spee | d Grade | Unit |
|------------------------|---------|---------|----------------|-----|---------|---------|------|
|                        | Min     | Max     | Min            | Max | Min     | Max     |      |
| t <sub>EABWCOMB</sub>  | 5.9     |         | 7.7            |     | 10.3    |         | ns   |
| t <sub>EABWCREG</sub>  | 5.4     |         | 7.0            |     | 9.4     |         | ns   |
| t <sub>EABDD</sub>     |         | 3.4     |                | 4.5 |         | 5.9     | ns   |
| t <sub>EABDATACO</sub> |         | 0.5     |                | 0.7 |         | 0.8     | ns   |
| t <sub>EABDATASU</sub> | 0.8     |         | 1.0            |     | 1.4     |         | ns   |
| t <sub>EABDATAH</sub>  | 0.1     |         | 0.1            |     | 0.2     |         | ns   |
| t <sub>EABWESU</sub>   | 1.1     |         | 1.4            |     | 1.9     |         | ns   |
| t <sub>EABWEH</sub>    | 0.0     |         | 0.0            |     | 0.0     |         | ns   |
| t <sub>EABWDSU</sub>   | 1.0     |         | 1.3            |     | 1.7     |         | ns   |
| t <sub>EABWDH</sub>    | 0.2     |         | 0.2            |     | 0.3     |         | ns   |
| t <sub>EABWASU</sub>   | 4.1     |         | 5.2            |     | 6.8     |         | ns   |
| t <sub>EABWAH</sub>    | 0.0     |         | 0.0            |     | 0.0     |         | ns   |
| t <sub>EABWO</sub>     |         | 3.4     |                | 4.5 |         | 5.9     | ns   |

 Table 49. EPF10K100E Device Interconnect Timing Microparameters
 Note (1)

|                         |                |     | -              |     |         |          |      |
|-------------------------|----------------|-----|----------------|-----|---------|----------|------|
| Symbol                  | -1 Speed Grade |     | -2 Speed Grade |     | -3 Spee | ed Grade | Unit |
|                         | Min            | Max | Min            | Max | Min     | Max      |      |
| t <sub>DIN2IOE</sub>    |                | 3.1 |                | 3.6 |         | 4.4      | ns   |
| t <sub>DIN2LE</sub>     |                | 0.3 |                | 0.4 |         | 0.5      | ns   |
| t <sub>DIN2DATA</sub>   |                | 1.6 |                | 1.8 |         | 2.0      | ns   |
| t <sub>DCLK2IOE</sub>   |                | 0.8 |                | 1.1 |         | 1.4      | ns   |
| t <sub>DCLK2LE</sub>    |                | 0.3 |                | 0.4 |         | 0.5      | ns   |
| t <sub>SAMELAB</sub>    |                | 0.1 |                | 0.1 |         | 0.2      | ns   |
| t <sub>SAMEROW</sub>    |                | 1.5 |                | 2.5 |         | 3.4      | ns   |
| t <sub>SAMECOLUMN</sub> |                | 0.4 |                | 1.0 |         | 1.6      | ns   |
| t <sub>DIFFROW</sub>    |                | 1.9 |                | 3.5 |         | 5.0      | ns   |
| t <sub>TWOROWS</sub>    |                | 3.4 |                | 6.0 |         | 8.4      | ns   |
| t <sub>LEPERIPH</sub>   |                | 4.3 |                | 5.4 |         | 6.5      | ns   |
| t <sub>LABCARRY</sub>   |                | 0.5 |                | 0.7 |         | 0.9      | ns   |
| t <sub>LABCASC</sub>    |                | 0.8 |                | 1.0 |         | 1.4      | ns   |

Tables 52 through 58 show EPF10K130E device internal and external timing parameters.

| Table 52. EPF10     | K130E Device   | e LE Timing | Microparan     | neters N | lote (1) |          |      |
|---------------------|----------------|-------------|----------------|----------|----------|----------|------|
| Symbol              | -1 Speed Grade |             | -2 Speed Grade |          | -3 Spee  | ed Grade | Unit |
|                     | Min            | Max         | Min            | Max      | Min      | Мах      |      |
| t <sub>LUT</sub>    |                | 0.6         |                | 0.9      |          | 1.3      | ns   |
| t <sub>CLUT</sub>   |                | 0.6         |                | 0.8      |          | 1.0      | ns   |
| t <sub>RLUT</sub>   |                | 0.7         |                | 0.9      |          | 0.2      | ns   |
| t <sub>PACKED</sub> |                | 0.3         |                | 0.5      |          | 0.6      | ns   |
| t <sub>EN</sub>     |                | 0.2         |                | 0.3      |          | 0.4      | ns   |
| t <sub>CICO</sub>   |                | 0.1         |                | 0.1      |          | 0.2      | ns   |
| t <sub>CGEN</sub>   |                | 0.4         |                | 0.6      |          | 0.8      | ns   |
| t <sub>CGENR</sub>  |                | 0.1         |                | 0.1      |          | 0.2      | ns   |
| tCASC               |                | 0.6         |                | 0.9      |          | 1.2      | ns   |
| t <sub>C</sub>      |                | 0.3         |                | 0.5      |          | 0.6      | ns   |
| t <sub>CO</sub>     |                | 0.5         |                | 0.7      |          | 0.8      | ns   |
| t <sub>COMB</sub>   |                | 0.3         |                | 0.5      |          | 0.6      | ns   |
| t <sub>SU</sub>     | 0.5            |             | 0.7            |          | 0.8      |          | ns   |
| t <sub>H</sub>      | 0.6            |             | 0.7            |          | 1.0      |          | ns   |
| t <sub>PRE</sub>    |                | 0.9         |                | 1.2      |          | 1.6      | ns   |
| t <sub>CLR</sub>    |                | 0.9         |                | 1.2      |          | 1.6      | ns   |
| t <sub>CH</sub>     | 1.5            |             | 1.5            |          | 2.5      |          | ns   |
| t <sub>CL</sub>     | 1.5            |             | 1.5            |          | 2.5      |          | ns   |

 Table 53. EPF10K130E Device IOE Timing Microparameters
 Note (1)

| Symbol              | -1 Spee | -1 Speed Grade |     | -2 Speed Grade |     | ed Grade | Unit |
|---------------------|---------|----------------|-----|----------------|-----|----------|------|
|                     | Min     | Max            | Min | Max            | Min | Max      |      |
| t <sub>IOD</sub>    |         | 1.3            |     | 1.5            |     | 2.0      | ns   |
| t <sub>IOC</sub>    |         | 0.0            |     | 0.0            |     | 0.0      | ns   |
| t <sub>IOCO</sub>   |         | 0.6            |     | 0.8            |     | 1.0      | ns   |
| t <sub>IOCOMB</sub> |         | 0.6            |     | 0.8            |     | 1.0      | ns   |
| t <sub>IOSU</sub>   | 1.0     |                | 1.2 |                | 1.6 |          | ns   |
| t <sub>IOH</sub>    | 0.9     |                | 0.9 |                | 1.4 |          | ns   |
| t <sub>IOCLR</sub>  |         | 0.6            |     | 0.8            |     | 1.0      | ns   |
| t <sub>OD1</sub>    |         | 2.8            |     | 4.1            |     | 5.5      | ns   |
| t <sub>OD2</sub>    |         | 2.8            |     | 4.1            |     | 5.5      | ns   |

| Symbol                 | -1 Speed Grade |     | -2 Speed Grade |     | -3 Spee | ed Grade | Unit |
|------------------------|----------------|-----|----------------|-----|---------|----------|------|
|                        | Min            | Max | Min            | Max | Min     | Max      |      |
| t <sub>EABDATA1</sub>  |                | 1.7 |                | 2.4 |         | 3.2      | ns   |
| t <sub>EABDATA2</sub>  |                | 0.4 |                | 0.6 |         | 0.8      | ns   |
| t <sub>EABWE1</sub>    |                | 1.0 |                | 1.4 |         | 1.9      | ns   |
| t <sub>EABWE2</sub>    |                | 0.0 |                | 0.0 |         | 0.0      | ns   |
| t <sub>EABRE1</sub>    |                | 0.0 |                | 0.0 |         | 0.0      |      |
| t <sub>EABRE2</sub>    |                | 0.4 |                | 0.6 |         | 0.8      |      |
| t <sub>EABCLK</sub>    |                | 0.0 |                | 0.0 |         | 0.0      | ns   |
| t <sub>EABCO</sub>     |                | 0.8 |                | 1.1 |         | 1.5      | ns   |
| t <sub>EABBYPASS</sub> |                | 0.0 |                | 0.0 |         | 0.0      | ns   |
| t <sub>EABSU</sub>     | 0.7            |     | 1.0            |     | 1.3     |          | ns   |
| t <sub>EABH</sub>      | 0.4            |     | 0.6            |     | 0.8     |          | ns   |
| t <sub>EABCLR</sub>    | 0.8            |     | 1.1            |     | 1.5     |          |      |
| t <sub>AA</sub>        |                | 2.0 |                | 2.8 |         | 3.8      | ns   |
| t <sub>WP</sub>        | 2.0            |     | 2.8            |     | 3.8     |          | ns   |
| t <sub>RP</sub>        | 1.0            |     | 1.4            |     | 1.9     |          |      |
| t <sub>WDSU</sub>      | 0.5            |     | 0.7            |     | 0.9     |          | ns   |
| t <sub>WDH</sub>       | 0.1            |     | 0.1            |     | 0.2     |          | ns   |
| twasu                  | 1.0            |     | 1.4            |     | 1.9     |          | ns   |
| t <sub>WAH</sub>       | 1.5            |     | 2.1            |     | 2.9     |          | ns   |
| t <sub>RASU</sub>      | 1.5            |     | 2.1            |     | 2.8     |          |      |
| t <sub>RAH</sub>       | 0.1            |     | 0.1            |     | 0.2     |          |      |
| t <sub>WO</sub>        |                | 2.1 |                | 2.9 |         | 4.0      | ns   |
| t <sub>DD</sub>        |                | 2.1 |                | 2.9 |         | 4.0      | ns   |
| t <sub>EABOUT</sub>    |                | 0.0 |                | 0.0 |         | 0.0      | ns   |
| t <sub>EABCH</sub>     | 1.5            |     | 2.0            |     | 2.5     |          | ns   |
| t <sub>EABCL</sub>     | 1.5            |     | 2.0            |     | 2.5     |          | ns   |

| Symbol                 | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                        | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>EABAA</sub>     |                | 3.7 |                | 5.2 |                | 7.0 | ns   |
| t <sub>EABRCCOMB</sub> | 3.7            |     | 5.2            |     | 7.0            |     | ns   |
| t <sub>EABRCREG</sub>  | 3.5            |     | 4.9            |     | 6.6            |     | ns   |
| t <sub>EABWP</sub>     | 2.0            |     | 2.8            |     | 3.8            |     | ns   |
| t <sub>EABWCCOMB</sub> | 4.5            |     | 6.3            |     | 8.6            |     | ns   |
| t <sub>EABWCREG</sub>  | 5.6            |     | 7.8            |     | 10.6           |     | ns   |
| t <sub>EABDD</sub>     |                | 3.8 |                | 5.3 |                | 7.2 | ns   |
| t <sub>EABDATACO</sub> |                | 0.8 |                | 1.1 |                | 1.5 | ns   |
| t <sub>EABDATASU</sub> | 1.1            |     | 1.6            |     | 2.1            |     | ns   |
| t <sub>EABDATAH</sub>  | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>EABWESU</sub>   | 0.7            |     | 1.0            |     | 1.3            |     | ns   |
| t <sub>EABWEH</sub>    | 0.4            |     | 0.6            |     | 0.8            |     | ns   |
| t <sub>EABWDSU</sub>   | 1.2            |     | 1.7            |     | 2.2            |     | ns   |
| t <sub>EABWDH</sub>    | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>EABWASU</sub>   | 1.6            |     | 2.3            |     | 3.0            |     | ns   |
| t <sub>EABWAH</sub>    | 0.9            |     | 1.2            |     | 1.8            |     | ns   |
| t <sub>EABWO</sub>     |                | 3.1 |                | 4.3 |                | 5.9 | ns   |

| Table 70. EPF10         | K50S Device    | Interconnec | t Timing Mi    | croparamete | e <b>rs</b> Note | (1)     |      |
|-------------------------|----------------|-------------|----------------|-------------|------------------|---------|------|
| Symbol                  | -1 Speed Grade |             | -2 Speed Grade |             | -3 Spee          | d Grade | Unit |
|                         | Min            | Max         | Min            | Max         | Min              | Max     |      |
| t <sub>DIN2IOE</sub>    |                | 3.1         |                | 3.7         |                  | 4.6     | ns   |
| t <sub>DIN2LE</sub>     |                | 1.7         |                | 2.1         |                  | 2.7     | ns   |
| t <sub>DIN2DATA</sub>   |                | 2.7         |                | 3.1         |                  | 5.1     | ns   |
| t <sub>DCLK2IOE</sub>   |                | 1.6         |                | 1.9         |                  | 2.6     | ns   |
| t <sub>DCLK2LE</sub>    |                | 1.7         |                | 2.1         |                  | 2.7     | ns   |
| t <sub>SAMELAB</sub>    |                | 0.1         |                | 0.1         |                  | 0.2     | ns   |
| t <sub>SAMEROW</sub>    |                | 1.5         |                | 1.7         |                  | 2.4     | ns   |
| t <sub>SAMECOLUMN</sub> |                | 1.0         |                | 1.3         |                  | 2.1     | ns   |
| t <sub>DIFFROW</sub>    |                | 2.5         |                | 3.0         |                  | 4.5     | ns   |
| t <sub>TWOROWS</sub>    |                | 4.0         |                | 4.7         |                  | 6.9     | ns   |
| t <sub>LEPERIPH</sub>   |                | 2.6         |                | 2.9         |                  | 3.4     | ns   |
| t <sub>LABCARRY</sub>   |                | 0.1         |                | 0.2         |                  | 0.2     | ns   |
| t <sub>LABCASC</sub>    |                | 0.8         |                | 1.0         |                  | 1.3     | ns   |

| Symbol                       | -1 Speed Grade |     | -2 Speed Grade |     | -3 Spee | ed Grade | Unit |
|------------------------------|----------------|-----|----------------|-----|---------|----------|------|
|                              | Min            | Max | Min            | Max | Min     | Max      |      |
| t <sub>DRR</sub>             |                | 8.0 |                | 9.5 |         | 12.5     | ns   |
| t <sub>INSU</sub> (2)        | 2.4            |     | 2.9            |     | 3.9     |          | ns   |
| t <sub>INH</sub> (2)         | 0.0            |     | 0.0            |     | 0.0     |          | ns   |
| t <sub>оитсо</sub> (2)       | 2.0            | 4.3 | 2.0            | 5.2 | 2.0     | 7.3      | ns   |
| t <sub>INSU</sub> (3)        | 2.4            |     | 2.9            |     |         |          | ns   |
| t <sub>INH</sub> (3)         | 0.0            |     | 0.0            |     |         |          | ns   |
| <b>t<sub>оитсо (3)</sub></b> | 0.5            | 3.3 | 0.5            | 4.1 |         |          | ns   |
| t <sub>PCISU</sub>           | 2.4            |     | 2.9            |     | -       |          | ns   |
| t <sub>PCIH</sub>            | 0.0            |     | 0.0            |     | -       |          | ns   |
| t <sub>PCICO</sub>           | 2.0            | 6.0 | 2.0            | 7.7 | -       | -        | ns   |

 Table 72. EPF10K50S External Bidirectional Timing Parameters
 Note (1)

| Symbol                     | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |      | Unit |
|----------------------------|----------------|-----|----------------|-----|----------------|------|------|
|                            | Min            | Мах | Min            | Max | Min            | Max  |      |
| t <sub>INSUBIDIR</sub> (2) | 2.7            |     | 3.2            |     | 4.3            |      | ns   |
| t <sub>INHBIDIR</sub> (2)  | 0.0            |     | 0.0            |     | 0.0            |      | ns   |
| t <sub>inhbidir</sub> (3)  | 0.0            |     | 0.0            |     | -              |      | ns   |
| t <sub>insubidir</sub> (3) | 3.7            |     | 4.2            |     | -              |      | ns   |
| toutcobidir (2)            | 2.0            | 4.5 | 2.0            | 5.2 | 2.0            | 7.3  | ns   |
| t <sub>XZBIDIR</sub> (2)   |                | 6.8 |                | 7.8 |                | 10.1 | ns   |
| t <sub>ZXBIDIR</sub> (2)   |                | 6.8 |                | 7.8 |                | 10.1 | ns   |
| toutcobidir (3)            | 0.5            | 3.5 | 0.5            | 4.2 | -              | -    |      |
| t <sub>XZBIDIR</sub> (3)   |                | 6.8 |                | 8.4 |                | -    | ns   |
| t <sub>ZXBIDIR</sub> (3)   |                | 6.8 |                | 8.4 |                | -    | ns   |

#### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30.

(2) This parameter is measured without use of the ClockLock or ClockBoost circuits.

(3) This parameter is measured with use of the ClockLock or ClockBoost circuits