E·XFI

Altera - EPF10K100EQC208-2 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

D	e	t	a	I	IS

Details	
Product Status	Active
Number of LABs/CLBs	624
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	147
Number of Gates	-
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k100eqc208-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. FLEX 10KE Device Features									
Feature	EPF10K100E (2)	EPF10K130E	EPF10K200E EPF10K200S						
Typical gates (1)	100,000	130,000	200,000						
Maximum system gates	257,000	342,000	513,000						
Logic elements (LEs)	4,992	6,656	9,984						
EABs	12	16	24						
Total RAM bits	49,152	65,536	98,304						
Maximum user I/O pins	338	413	470						

Note to tables:

- (1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.
- (2) New EPF10K100B designs should use EPF10K100E devices.

...and More

- Fabricated on an advanced process and operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLock[™] and ClockBoost[™] options for reduced clock _ delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration
- Flexible interconnect
 - FastTrack[®] Interconnect continuous routing structure for fast, predictable interconnect delays
 - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
 - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
 - Tri-state emulation that implements internal tri-state buses
 - Up to six global clock signals and four global clear signals
 - Powerful I/O pins
 - Individual tri-state output enable control for each pin
 - Open-drain option on each I/O pin
 - Programmable output slew-rate control to reduce switching noise
 - Clamp to V_{CCIO} user-selectable on a pin-by-pin basis
 - Supports hot-socketing

For more information on FLEX device configuration, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- MasterBlaster Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)

FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information. Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.



FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

Embedded Array Block

The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it is large and flexible, the EAB is suitable for functions such as multipliers, vector scalars, and error correction circuits. These functions can be combined in applications such as digital filters and microcontrollers.

Logic functions are implemented by programming the EAB with a readonly pattern during configuration, thereby creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of EABs. The large capacity of EABs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. For example, a single EAB can implement any function with 8 inputs and 16 outputs. Parameterized functions such as LPM functions can take advantage of the EAB automatically.

The FLEX 10KE EAB provides advantages over FPGAs, which implement on-board RAM as arrays of small, distributed RAM blocks. These small FPGA RAM blocks must be connected together to make RAM blocks of manageable size. The RAM blocks are connected together using multiplexers implemented with more logic blocks. These extra multiplexers cause extra delay, which slows down the RAM block. FPGA RAM blocks are also prone to routing problems because small blocks of RAM must be connected together to make larger blocks. In contrast, EABs can be used to implement large, dedicated blocks of RAM that eliminate these timing and routing concerns.

The FLEX 10KE enhanced EAB adds dual-port capability to the existing EAB structure. The dual-port structure is ideal for FIFO buffers with one or two clocks. The FLEX 10KE EAB can also support up to 16-bit-wide RAM blocks and is backward-compatible with any design containing FLEX 10K EABs. The FLEX 10KE EAB can act in dual-port or single-port mode. When in dual-port mode, separate clocks may be used for EAB read and write sections, which allows the EAB to be written and read at different rates. It also has separate synchronous clock enable signals for the EAB read and write sections, which allow independent control of these sections.

Cascade Chain

With the cascade chain, the FLEX 10KE architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. An a delay as low as 0.6 ns per LE, each additional LE provides four more inputs to the effective width of a function. Cascade chain logic can be created automatically by the Altera Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EPF10K50E device, the cascade chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 10 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is 0.9 ns; the cascade chain delay is 0.6 ns. With the cascade chain, 2.7 ns are needed to decode a 16-bit address.



Figure 10. FLEX 10KE Cascade Chain Operation

Altera Corporation

For improved routing, the row interconnect consists of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the fulllength channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect routing structure resources available in each FLEX 10KE device.

Table 7. FLEX 10KE FastTrack Interconnect Resources								
Device	Rows	Channels per Row	Columns	Channels per Column				
EPF10K30E	6	216	36	24				
EPF10K50E EPF10K50S	10	216	36	24				
EPF10K100E	12	312	52	24				
EPF10K130E	16	312	52	32				
EPF10K200E EPF10K200S	24	312	52	48				

In addition to general-purpose I/O pins, FLEX 10KE devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Figure 14 shows the interconnection of adjacent LABs and EABs, with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.

ClockLock & ClockBoost Features

To support high-speed designs, FLEX 10KE devices offer optional ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) used to increase design speed and reduce resource usage. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by resource sharing within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply that clock on-device. Combined, the ClockLock and ClockBoost features provide significant improvements in system performance and bandwidth.

All FLEX 10KE devices, except EPF10K50E and EPF10K200E devices, support ClockLock and ClockBoost circuitry. EPF10K50S and EPF10K200S devices support this circuitry. Devices that support Clock-Lock and ClockBoost circuitry are distinguished with an "X" suffix in the ordering code; for instance, the EPF10K200SFC672-1X device supports this circuit.

The ClockLock and ClockBoost features in FLEX 10KE devices are enabled through the Altera software. External devices are not required to use these features. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins.

The ClockLock and ClockBoost circuitry locks onto the rising edge of the incoming clock. The circuit output can drive the clock inputs of registers only; the generated clock cannot be gated or inverted.

The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to the GCLK1 pin. In the Altera software, the GCLK1 pin can feed both the ClockLock and ClockBoost circuitry in the FLEX 10KE device. However, when both circuits are used, the other clock pin cannot be used.

The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V V_{CCINT} level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V_{CCIO} levels higher than 3.0 V achieve a faster timing delay of t_{OD2} instead of t_{OD1} .

Table 14. FLEX 10KE MultiVolt I/O Support									
V _{CCIO} (V)	Inp	out Signal	(V)	Output Signal (V)					
	2.5	3.3	5.0	2.5	3.3	5.0			
2.5	~	✓(1)	✓ (1)	~					
3.3	\checkmark	\checkmark	✓ (1)	✓(2)	\checkmark	~			

Table 14 summarizes FLEX 10KE MultiVolt I/O support.

Notes:

(1) The PCI clamping diode must be disabled to drive an input with voltages higher than $V_{\rm CCIO}$.

(2) When V_{CCIO} = 3.3 V, a FLEX 10KE device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on FLEX 10KE devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a $V_{\rm IH}$ of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

Power Sequencing & Hot-Socketing

Because FLEX 10KE devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power planes can be powered in any order.

Signals can be driven into FLEX 10KE devices before and during power up without damaging the device. Additionally, FLEX 10KE devices do not drive out during power up. Once operating conditions are reached, FLEX 10KE devices operate as specified by the user. Figure 20 shows the timing requirements for the JTAG signals.



Figure 20. FLEX 10KE JTAG Waveforms

Table 18 shows the timing parameters and values for FLEX 10KE devices.

Table 18. FLEX 10KE JTAG Timing Parameters & Values									
Symbol	Parameter	Min	Мах	Unit					
t _{JCP}	TCK clock period	100		ns					
t _{JCH}	TCK clock high time	50		ns					
t _{JCL}	TCK clock low time	50		ns					
t _{JPSU}	JTAG port setup time	20		ns					
t _{JPH}	JTAG port hold time	45		ns					
t _{JPCO}	JTAG port clock to output		25	ns					
t _{JPZX}	JTAG port high impedance to valid output		25	ns					
t _{JPXZ}	JTAG port valid output to high impedance		25	ns					
t _{JSSU}	Capture register setup time	20		ns					
t _{JSH}	Capture register hold time	45		ns					
t _{JSCO}	Update register clock to output		35	ns					
t _{JSZX}	Update register high impedance to valid output		35	ns					
t _{JSXZ}	Update register valid output to high impedance		35	ns					

Table 27. EAE	3 Timing Macroparameters Note (1), (6)							
Symbol	Parameter	Conditions						
t _{EABAA}	EAB address access delay							
t _{EABRCCOMB}	EAB asynchronous read cycle time							
t _{EABRCREG}	EAB synchronous read cycle time							
t _{EABWP}	EAB write pulse width							
t _{EABWCCOMB}	EAB asynchronous write cycle time							
t _{EABWCREG}	EAB synchronous write cycle time							
t _{EABDD}	EAB data-in to data-out valid delay							
t _{EABDATACO}	EAB clock-to-output delay when using output registers	EAB clock-to-output delay when using output registers						
t _{EABDATASU}	EAB data/address setup time before clock when using input register							
t _{EABDATAH}	EAB data/address hold time after clock when using input register							
t _{EABWESU}	EAB WE setup time before clock when using input register							
t _{EABWEH}	EAB WE hold time after clock when using input register							
t _{EABWDSU}	EAB data setup time before falling edge of write pulse when not using input registers							
t _{EABWDH}	EAB data hold time after falling edge of write pulse when not using input registers							
t _{EABWASU}	EAB address setup time before rising edge of write pulse when not using							
	input registers							
t _{EABWAH}	EAB address hold time after falling edge of write pulse when not using input							
	registers							
t _{EABWO}	EAB write enable to data output valid delay							

Table 30. External Bidirectional Timing Parameters Note (9)							
Symbol	Parameter	Conditions					
^t insubidir	Setup time for bi-directional pins with global clock at same-row or same- column LE register						
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at same-row or same-column LE register						
t _{INH}	Hold time with global clock at IOE register						
t _{OUTCOBIDIR}	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 35 pF					
t _{XZBIDIR}	Synchronous IOE output buffer disable delay	C1 = 35 pF					
t _{ZXBIDIR}	Synchronous IOE output buffer enable delay, slow slew rate= off	C1 = 35 pF					

Notes to tables:

- (1) Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- (2) Operating conditions: VCCIO = $3.3 \text{ V} \pm 10\%$ for commercial or industrial use.
- (3) Operating conditions: VCCIO = 2.5 V ±5% for commercial or industrial use in EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E, and EPF10K200S devices.
- (4) Operating conditions: VCCIO = 3.3 V.
- (5) Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- (6) EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- (7) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (8) Contact Altera Applications for test circuit specifications and test conditions.
- (9) This timing parameter is sample-tested only.
- (10) This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local Bus Specification, revision 2.2.

Figures 29 and 30 show the asynchronous and synchronous timing waveforms, respectively, or the EAB macroparameters in Tables 26 and 27.

EAB Asynchronous Read WE _ a0 a2 Address a1 a3 – t_{EABAA}t_{EABRCCOMB} Data-Out d0 d3 d1 d2 **EAB Asynchronous Write** WE t_{EABWP} ► t_{EABWDH} t_{EABWDSU} × a din0 din1 Data-In t_{EABWASU} t_{EABWAH} t_{EABWCCOMB} Address a0 a1 a2 t_{EABDD} Data-Out din0 din1 dout2

Figure 29. EAB Asynchronous Timing Waveforms

Table 33. EPF10K30E Device EAB Internal Microparameters Note (1)							
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Мах	Min	Мах	
t _{EABDATA1}		1.7		2.0		2.3	ns
t _{EABDATA1}		0.6		0.7		0.8	ns
t _{EABWE1}		1.1		1.3		1.4	ns
t _{EABWE2}		0.4		0.4		0.5	ns
t _{EABRE1}		0.8		0.9		1.0	ns
t _{EABRE2}		0.4		0.4		0.5	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.3		0.3		0.4	ns
t _{EABBYPASS}		0.5		0.6		0.7	ns
t _{EABSU}	0.9		1.0		1.2		ns
t _{EABH}	0.4		0.4		0.5		ns
t _{EABCLR}	0.3		0.3		0.3		ns
t _{AA}		3.2		3.8		4.4	ns
t _{WP}	2.5		2.9		3.3		ns
t _{RP}	0.9		1.1		1.2		ns
t _{WDSU}	0.9		1.0		1.1		ns
t _{WDH}	0.1		0.1		0.1		ns
t _{WASU}	1.7		2.0		2.3		ns
t _{WAH}	1.8		2.1		2.4		ns
t _{RASU}	3.1		3.7		4.2		ns
t _{RAH}	0.2		0.2		0.2		ns
t _{WO}		2.5		2.9		3.3	ns
t _{DD}		2.5		2.9		3.3	ns
t _{EABOUT}		0.5		0.6		0.7	ns
t _{EABCH}	1.5		2.0		2.3		ns
t _{EABCL}	2.5		2.9		3.3		ns

Table 38. EPF10K50E Device LE Timing Microparameters (Part 2 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _H	0.9		1.0		1.4		ns		
t _{PRE}		0.5		0.6		0.8	ns		
t _{CLR}		0.5		0.6		0.8	ns		
t _{CH}	2.0		2.5		3.0		ns		
t _{CL}	2.0		2.5		3.0		ns		

Table 39. EPF10K50E Device IOE Timing Microparameters Note (1)							
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{IOD}		2.2		2.4		3.3	ns
t _{IOC}		0.3		0.3		0.5	ns
t _{IOCO}		1.0		1.0		1.4	ns
t _{IOCOMB}		0.0		0.0		0.2	ns
t _{IOSU}	1.0		1.2		1.7		ns
t _{IOH}	0.3		0.3		0.5		ns
t _{IOCLR}		0.9		1.0		1.4	ns
t _{OD1}		0.8		0.9		1.2	ns
t _{OD2}		0.3		0.4		0.7	ns
t _{OD3}		3.0		3.5		3.5	ns
t _{XZ}		1.4		1.7		2.3	ns
t _{ZX1}		1.4		1.7		2.3	ns
t _{ZX2}		0.9		1.2		1.8	ns
t _{ZX3}		3.6		4.3		4.6	ns
t _{INREG}		4.9		5.8		7.8	ns
t _{IOFD}		2.8		3.3		4.5	ns
t _{INCOMB}		2.8		3.3		4.5	ns

Table 43. EPF10K50E External Timing Parameters Notes (1), (2)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Мах	Min	Max	Min	Max			
t _{DRR}		8.5		10.0		13.5	ns		
t _{INSU}	2.7		3.2		4.3		ns		
t _{INH}	0.0		0.0		0.0		ns		
t _{оитсо}	2.0	4.5	2.0	5.2	2.0	7.3	ns		
t _{PCISU}	3.0		4.2		-		ns		
t _{PCIH}	0.0		0.0		-		ns		
t _{PCICO}	2.0	6.0	2.0	7.7	-	-	ns		

 Table 44. EPF10K50E External Bidirectional Timing Parameters
 Notes (1), (2)

					-		
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	2.7		3.2		4.3		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	4.5	2.0	5.2	2.0	7.3	ns
t _{XZBIDIR}		6.8		7.8		10.1	ns
tZXBIDIR		6.8		7.8		10.1	ns

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

Tables 45 through 51 show EPF10K100E device internal and external timing parameters.

Table 45. EPF10K100E Device LE Timing Microparameters Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{LUT}		0.7		1.0		1.5	ns
t _{CLUT}		0.5		0.7		0.9	ns
t _{RLUT}		0.6		0.8		1.1	ns
t _{PACKED}		0.3		0.4		0.5	ns
t _{EN}		0.2		0.3		0.3	ns
t _{CICO}		0.1		0.1		0.2	ns
t _{CGEN}		0.4		0.5		0.7	ns

Table 53. EPF10K130E Device IOE Timing Microparameters Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{OD3}		4.0		5.6		7.5	ns
t _{XZ}		2.8		4.1		5.5	ns
t _{ZX1}		2.8		4.1		5.5	ns
t _{ZX2}		2.8		4.1		5.5	ns
t _{ZX3}		4.0		5.6		7.5	ns
t _{INREG}		2.5		3.0		4.1	ns
t _{IOFD}		0.4		0.5		0.6	ns
t _{INCOMB}		0.4		0.5		0.6	ns

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Мах	-
t _{EABDATA1}		1.5		2.0		2.6	ns
t _{EABDATA2}		0.0		0.0		0.0	ns
t _{EABWE1}		1.5		2.0		2.6	ns
t _{EABWE2}		0.3		0.4		0.5	ns
t _{EABRE1}		0.3		0.4		0.5	ns
t _{EABRE2}		0.0		0.0		0.0	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.3		0.4		0.5	ns
t _{EABBYPASS}		0.1		0.1		0.2	ns
t _{EABSU}	0.8		1.0		1.4		ns
t _{EABH}	0.1		0.2		0.2		ns
t _{EABCLR}	0.3		0.4		0.5		ns
t _{AA}		4.0		5.0		6.6	ns
t _{WP}	2.7		3.5		4.7		ns
t _{RP}	1.0		1.3		1.7		ns
t _{WDSU}	1.0		1.3		1.7		ns
t _{WDH}	0.2		0.2		0.3		ns
t _{WASU}	1.6		2.1		2.8		ns
t _{WAH}	1.6		2.1		2.8		ns
t _{RASU}	3.0		3.9		5.2		ns
t _{RAH}	0.1		0.1		0.2		ns
t _{wo}		1.5		2.0		2.6	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.7		2.4		3.2	ns
t _{EABDATA2}		0.4		0.6		0.8	ns
t _{EABWE1}		1.0		1.4		1.9	ns
t _{EABWE2}		0.0		0.0		0.0	ns
t _{EABRE1}		0.0		0.0		0.0	
t _{EABRE2}		0.4		0.6		0.8	
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.8		1.1		1.5	ns
t _{EABBYPASS}		0.0		0.0		0.0	ns
t _{EABSU}	0.7		1.0		1.3		ns
t _{EABH}	0.4		0.6		0.8		ns
t _{EABCLR}	0.8		1.1		1.5		
t _{AA}		2.0		2.8		3.8	ns
t _{WP}	2.0		2.8		3.8		ns
t _{RP}	1.0		1.4		1.9		
t _{WDSU}	0.5		0.7		0.9		ns
t _{WDH}	0.1		0.1		0.2		ns
t _{WASU}	1.0		1.4		1.9		ns
t _{WAH}	1.5		2.1		2.9		ns
t _{RASU}	1.5		2.1		2.8		
t _{RAH}	0.1		0.1		0.2		
t _{WO}		2.1		2.9		4.0	ns
t _{DD}		2.1		2.9		4.0	ns
t _{EABOUT}		0.0		0.0		0.0	ns
t _{EABCH}	1.5		2.0		2.5		ns
t _{EABCL}	1.5		2.0		2.5		ns

Table 76. EPF10K200S Device EAB Internal Timing Macroparameters Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Мах	Min	Max	
t _{EABAA}		3.9		6.4		8.4	ns
t _{EABRCOMB}	3.9		6.4		8.4		ns
t _{EABRCREG}	3.6		5.7		7.6		ns
t _{EABWP}	2.1		4.0		5.3		ns
t _{EABWCOMB}	4.8		8.1		10.7		ns
t _{EABWCREG}	5.4		8.0		10.6		ns
t _{EABDD}		3.8		5.1		6.7	ns
t _{EABDATACO}		0.8		1.0		1.3	ns
t _{EABDATASU}	1.1		1.6		2.1		ns
t _{EABDATAH}	0.0		0.0		0.0		ns
t _{EABWESU}	0.7		1.1		1.5		ns
t _{EABWEH}	0.4		0.5		0.6		ns
t _{EABWDSU}	1.2		1.8		2.4		ns
t _{EABWDH}	0.0		0.0		0.0		ns
t _{EABWASU}	1.9		3.6		4.7		ns
t _{EABWAH}	0.8		0.5		0.7		ns
t _{EABWO}		3.1		4.4		5.8	ns

Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 1 of 2) Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Мах	Min	Max	
t _{DIN2IOE}		4.4		4.8		5.5	ns
t _{DIN2LE}		0.6		0.6		0.9	ns
t _{DIN2DATA}		1.8		2.1		2.8	ns
t _{DCLK2IOE}		1.7		2.0		2.8	ns
t _{DCLK2LE}		0.6		0.6		0.9	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		3.0		4.6		5.7	ns
t _{SAMECOLUMN}		3.5		4.9		6.4	ns
t _{DIFFROW}		6.5		9.5		12.1	ns
t _{TWOROWS}		9.5		14.1		17.8	ns
t _{LEPERIPH}		5.5		6.2		7.2	ns
t _{LABCARRY}		0.3		0.1		0.2	ns

Power Consumption	The supply power (P) for FLEX 10KE devices can be calculated with the following equation:					
oonoumption	$P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTI})$	$_{\rm VE}$) $ imes$ V _{CC} + P _{IO}				
	The $I_{CCACTIVE}$ value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in <i>Application Note 74 (Evaluating Power for Altera Devices)</i> .					
	Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.					
	The $I_{CCACTIVE}$ value can be calculated with the following equation:					
	$I_{CCACTIVE} = K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$					
	Where:					
	f_{MAX} =Maximum operating frequency in MHzN=Total number of LEs used in the device tog_{LC} =Average percent of LEs toggling at each clock (typically 12.5%)K=Constant					
	Table of provides the constant (K) values for FLEA TUKE devices.					
	Table 80. FLEX 10KE K Constant Values					
	Device	K Value				
	EPF10K30E	4.5				
	EPF10K50E	4.8				
	EPF10K50S	4.5				
	EPF10K100E	4.5				
	EPF10K130E	4.6				
	EPF10K200E	4.8				

EPF10K200S

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

4.6



Figure 31. FLEX 10KE I_{CCACTIVE} vs. Operating Frequency (Part 2 of 2)

Configuration & Operation

The FLEX 10KE architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The FLEX 10KE architecture uses SRAM configuration elements that require configuration data to be loaded every time the circuit powers up. The process of physically loading the SRAM data into the device is called *configuration*. Before configuration, as V_{CC} rises, the device initiates a Power-On Reset (POR). This POR event clears the device and prepares it for configuration. The FLEX 10KE POR time does not exceed 50 µs.

When configuring with a configuration device, refer to the respective configuration device data sheet for POR timing information.