



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details	
Product Status	Obsolete
Number of LABs/CLBs	624
Number of Logic Elements/Cells	4992
Total RAM Bits	49152
Number of I/O	189
Number of Gates	257000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k100eqc240-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 9 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.

# 




#### Cascade Chain

With the cascade chain, the FLEX 10KE architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical or logical or (via De Morgan's inversion) to connect the outputs of adjacent LEs. An a delay as low as 0.6 ns per LE, each additional LE provides four more inputs to the effective width of a function. Cascade chain logic can be created automatically by the Altera Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EPF10K50E device, the cascade chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 10 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is 0.9 ns; the cascade chain delay is 0.6 ns. With the cascade chain, 2.7 ns are needed to decode a 16-bit address.

#### **€**10. **№**0 **№**0



# **Asynchronous Clear**

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

# **Asynchronous Preset**

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

# **Asynchronous Preset & Clear**

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

# **Asynchronous Load with Clear**

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

# **Asynchronous Load with Preset**

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

# Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

For improved routing, the row interconnect consists of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the full-length channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect routing structure resources available in each FLEX 10KE device.

<b>167</b> . № OR <b>M</b>								
Device	Rows	Channels per Row	Columns	Channels per Column				
EPF10K30E	6	216	36	24				
EPF10K50E EPF10K50S	10	216	36	24				
EPF10K100E	12	312	52	24				
EPF10K130E	16	312	52	32				
EPF10K200E EPF10K200S	24	312	52	48				

In addition to general-purpose I/O pins, FLEX 10KE devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Figure 14 shows the interconnection of adjacent LABs and EABs, with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.

On all FLEX 10KE devices (except EPF10K50E and EPF10K200E devices), the input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. EPF10K50S and EPF10K200S devices also support this feature. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time or turn it off to minimize setup time. This feature is used to reduce setup time for complex pin-to-register paths (e.g., PCI designs).

Each IOE selects the clock, clear, clock enable, and output enable controls from a network of I/O control signals called the peripheral control bus. The peripheral control bus uses high-speed drivers to minimize signal skew across the device and provides up to 12 peripheral control signals that can be allocated as follows:

- Up to eight output enable signals
- Up to six clock enable signals
- Up to two clock signals
- Up to two clear signals

If more than six clock enable or eight output enable signals are required, each IOE on the device can be controlled by clock enable and output enable signals driven by specific LEs. In addition to the two clock signals available on the peripheral control bus, each IOE can use one of two dedicated clock pins. Each peripheral control signal can be driven by any of the dedicated input pins or the first LE of each LAB in a particular row. In addition, a LE in a different row can drive a column interconnect, which causes a row interconnect to drive the peripheral control signal. The chipwide reset signal resets all IOE registers, overriding any other control signals.

When a dedicated clock pin drives IOE registers, it can be inverted for all IOEs in the device. All IOEs must use the same sense of the clock. For example, if any IOE uses the inverted clock, all IOEs must use the inverted clock and no IOE can use the non-inverted clock. However, LEs can still use the true or complement of the clock on a LAB-by-LAB basis.

The incoming signal may be inverted at the dedicated clock pin and will drive all IOEs. For the true and complement of a clock to be used to drive IOEs, drive it into both global clock pins. One global clock pin will supply the true, and the other will supply the complement.

When the true and complement of a dedicated input drives IOE clocks, two signals on the peripheral control bus are consumed, one for each sense of the clock.

# Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel (seeFigure 16).

# **6** 6. **2** 0 **3**

The values for m and n are provided in Table 10.




Table 10 lists the FLEX 10KE row-to-IOE interconnect resources.

Device	Channels per Row ()n	Row Channels per Pin ()m
EPF10K30E	216	27
EPF10K50E EPF10K50S	216	27
EPF10K100E	312	39
EPF10K130E	312	39
EPF10K200E EPF10K200S	312	39

# PCI Pull-Up Clamping Diode Option

FLEX 10KE devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the  $V_{\rm CCIO}$  value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When V  $_{\rm CCIO}$  is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When  $_{\rm CCIO}$  is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which would allow a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

# Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects the falling edge of the output.

# **Open-Drain Output Option**

FLEX 10KE devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- OR plane.

# MultiVolt I/O Interface

The FLEX 10KE device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10KE devices in all packages to interface with systems of differing supply voltages. These devices have one set of  $\bigvee_{C}$  pins for internal operation and input buffers ( VCCINT), and another set for I/O output drivers ( VCCIO).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	2.30 (2.30)	2.70 (2.70)	V
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V
V <sub>I</sub>	Input voltage	(5)	-0.5	5.75	V
Vo	Output voltage		0	V <sub>CCIO</sub>	V
T <sub>A</sub>	Ambient temperature	For commercial use	0	70	° C
		For industrial use	-40	85	° C
T <sub>J</sub>	Operating temperature	For commercial use	0	85	° C
		For industrial use	-40	100	° C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns

# 


Ą	į	þ	ì	
	_			

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
V <sub>I</sub>	Input voltage	(5)	-0.5	5.75	V
Vo	Output voltage		0	V <sub>CCIO</sub>	V
$T_A$	Ambient temperature	For commercial use	0	70	° C
		For industrial use	-40	85	° C
TJ	Operating temperature	For commercial use	0	85	° C
		For industrial use	-40	100	° C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns

<b>№</b> 23. <b>№</b> 0 <b>№</b>					
Symbol	Parameter	Conditions	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		10	pF
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		10	pF

#### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V  $_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V CCINT and VCCIO are powered.
- (6) Typical values are for  $T_A = 25^{\circ} C$ ,  $V_{CCINT} = 2.5 V$ , and  $V_{CCIO} = 2.5 V$  or 3.3 V.
- (7) These values are specified under the FLEX 10KE Recommended Operating Conditions shown inTables 20and 21.
- (8) The FLEX 10KE input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS signals. Additionally, the input buffers are 3.3-V PCI compliant when V<sub>CCIO</sub> and V<sub>CCINT</sub> meet the relationship shown in Figure 22.
- (9) The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The  $I_{OL}$  parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed-grade commercial-temperature devices and -2 speed-grade-industrial temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V <sub>CCIO</sub> by an external source.
- (14) Capacitance is sample-tested only.



#### Note:

(1) These are transient (AC) currents.

# **Timing Model**


The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay ( $t_{CO}$ )
- Interconnect delay  $(t_{SAMFROW})$
- LE look-up table delay ( $t_{LUT}$ )
- LE register setup time  $(t_{SU})$

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

# **12**8. **33333333**



Tables 24through 28 describe the FLEX 10KE device internal timing parameters. Tables 29through 30 describe the FLEX 10KE external timing parameters and their symbols.

1524. Higgs/(161 f2)	Note (1)				
Symbol	Parameter	Condition			
t <sub>LUT</sub>	LUT delay for data-in				
t <sub>CLUT</sub>	LUT delay for carry-in				
t <sub>RLUT</sub>	LUT delay for LE register feedback				
t <sub>PACKED</sub>	Data-in to packed register delay				
t <sub>EN</sub>	LE register enable delay				
t <sub>CICO</sub>	Carry-in to carry-out delay				
t <sub>CGEN</sub>	Data-in to carry-out delay				
t <sub>CGENR</sub>	LE register feedback to carry-out delay				
t <sub>CASC</sub>	Cascade-in to cascade-out delay				
t <sub>C</sub>	LE register control signal delay				
t <sub>CO</sub>	LE register clock-to-output delay				
t <sub>COMB</sub>	Combinatorial delay				
t <sub>SU</sub>	LE register setup time for data and enable signals before clock; LE register recovery time after asynchronous clear, preset, or load				
t <sub>H</sub>	LE register hold time for data and enable signals after clock				
t <sub>PRE</sub>	LE register preset delay				

<b>18</b> 0. <b>189</b> n	Note (9)						
Symbol	Parameter	Conditions					
<sup>t</sup> INSUBIDIR	Setup time for bi-directional pins with global clock at same-row or same-column LE register						
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at same-row or same-column LE register						
t <sub>INH</sub>	Hold time with global clock at IOE register						
t <sub>OUTCOBIDIR</sub>	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 35 pF					
t <sub>XZBIDIR</sub>	Synchronous IOE output buffer disable delay	C1 = 35 pF					
t <sub>ZXBIDIR</sub>	Synchronous IOE output buffer enable delay, slow slew rate= off	C1 = 35 pF					

#### Notes to tables:

- Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- (2) Operating conditions:  $VCCIO = 3.3 \text{ V} \pm 10\%$  for commercial or industrial use.
- (3) Operating conditions: VCCIO =  $2.5 \text{ V} \pm 5\%$  for commercial or industrial use in EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E, and EPF10K200S devices.
- (4) Operating conditions: VCCIO = 3.3 V.
- (5) Because the RAM in the EAB is self-timed, this parameter can be ignored when thewe signal is registered.
- (6) EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- (7) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (8) Contact Altera Applications for test circuit specifications and test conditions.
- (9) This timing parameter is sample-tested only.
- (10) This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local Bus Specification, revision 2.2.

BB4. POKORDAJA	884. EOKOERIIM			Note (1)				
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spe	ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>EABAA</sub>		6.4		7.6		8.8	ns	
t <sub>EABRCOMB</sub>	6.4		7.6		8.8		ns	
t <sub>EABRCREG</sub>	4.4		5.1		6.0		ns	
t <sub>EABWP</sub>	2.5		2.9		3.3		ns	
t <sub>EABWCOMB</sub>	6.0		7.0		8.0		ns	
t <sub>EABWCREG</sub>	6.8		7.8		9.0		ns	
t <sub>EABDD</sub>		5.7		6.7		7.7	ns	
t <sub>EABDATACO</sub>		0.8		0.9		1.1	ns	
t <sub>EABDATASU</sub>	1.5		1.7		2.0		ns	
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWESU</sub>	1.3		1.4		1.7		ns	
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWDSU</sub>	1.5		1.7		2.0		ns	
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWASU</sub>	3.0		3.6		4.3		ns	
t <sub>EABWAH</sub>	0.5		0.5		0.4		ns	
t <sub>EABWO</sub>		5.1		6.0		6.8	ns	

<b>E</b> 47. <b>E</b> 01K00 (E <b>304)</b>	EA7. EPOKOOLEMAN				Note (1)		
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade -3 Spee		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		1.5		2.0		2.6	ns
t <sub>EABDATA1</sub>		0.0		0.0		0.0	ns
t <sub>EABWE1</sub>		1.5		2.0		2.6	ns
t <sub>EABWE2</sub>		0.3		0.4		0.5	ns
t <sub>EABRE1</sub>		0.3		0.4		0.5	ns
t <sub>EABRE2</sub>		0.0		0.0		0.0	ns
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.3		0.4		0.5	ns
t <sub>EABBYPASS</sub>		0.1		0.1		0.2	ns
t <sub>EABSU</sub>	0.8		1.0		1.4		ns
t <sub>EABH</sub>	0.1		0.1		0.2		ns
t <sub>EABCLR</sub>	0.3		0.4		0.5		ns
t <sub>AA</sub>		4.0		5.1		6.6	ns
t <sub>WP</sub>	2.7		3.5		4.7		ns
t <sub>RP</sub>	1.0		1.3		1.7		ns
t <sub>WDSU</sub>	1.0		1.3		1.7		ns
t <sub>WDH</sub>	0.2		0.2		0.3		ns
t <sub>WASU</sub>	1.6		2.1		2.8		ns
t <sub>WAH</sub>	1.6		2.1		2.8		ns
t <sub>RASU</sub>	3.0		3.9		5.2		ns
t <sub>RAH</sub>	0.1		0.1		0.2		ns
t <sub>WO</sub>		1.5		2.0		2.6	ns
t <sub>DD</sub>		1.5		2.0		2.6	ns
t <sub>EABOUT</sub>		0.2		0.3		0.3	ns
t <sub>EABCH</sub>	1.5		2.0		2.5		ns
t <sub>EABCL</sub>	2.7		3.5		4.7		ns

<b>B</b> 48. <b>P</b> 0K00 <b>B</b> 334 (Part 1 of 2) Note (1)									
Symbol	Symbol -1 Speed Grade -2 Speed Grade					-3 Speed Grade Ur			
	Min	Max	Min	Max	Min	Max			
t <sub>EABAA</sub>		5.9		7.6		9.9	ns		
t <sub>EABRCOMB</sub>	5.9		7.6		9.9		ns		
t <sub>EABRCREG</sub>	5.1		6.5		8.5		ns		
t <sub>EABWP</sub>	2.7		3.5		4.7		ns		

<b>15</b> 53. <b>12</b> 01K301 <b>1201</b> 141	Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>OD3</sub>		4.0		5.6		7.5	ns		
t <sub>XZ</sub>		2.8		4.1		5.5	ns		
t <sub>ZX1</sub>		2.8		4.1		5.5	ns		
t <sub>ZX2</sub>		2.8		4.1		5.5	ns		
t <sub>ZX3</sub>		4.0		5.6		7.5	ns		
t <sub>INREG</sub>		2.5		3.0		4.1	ns		
t <sub>IOFD</sub>		0.4		0.5		0.6	ns		
t <sub>INCOMB</sub>		0.4		0.5		0.6	ns		

<b>6</b> 54. <b>E</b> OK30E <b>3</b> 54 (Part 1 of 2) Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		1.5		2.0		2.6	ns
t <sub>EABDATA2</sub>		0.0		0.0		0.0	ns
t <sub>EABWE1</sub>		1.5		2.0		2.6	ns
t <sub>EABWE2</sub>		0.3		0.4		0.5	ns
t <sub>EABRE1</sub>		0.3		0.4		0.5	ns
t <sub>EABRE2</sub>		0.0		0.0		0.0	ns
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.3		0.4		0.5	ns
t <sub>EABBYPASS</sub>		0.1		0.1		0.2	ns
t <sub>EABSU</sub>	0.8		1.0		1.4		ns
t <sub>EABH</sub>	0.1		0.2		0.2		ns
t <sub>EABCLR</sub>	0.3		0.4		0.5		ns
t <sub>AA</sub>		4.0		5.0		6.6	ns
t <sub>WP</sub>	2.7		3.5		4.7		ns
t <sub>RP</sub>	1.0		1.3		1.7		ns
t <sub>WDSU</sub>	1.0		1.3		1.7		ns
t <sub>WDH</sub>	0.2		0.2		0.3		ns
t <sub>WASU</sub>	1.6		2.1		2.8		ns
t <sub>WAH</sub>	1.6		2.1		2.8		ns
t <sub>RASU</sub>	3.0		3.9		5.2		ns
t <sub>RAH</sub>	0.1		0.1		0.2		ns
t <sub>WO</sub>		1.5		2.0		2.6	ns


<b>5</b> 59. <b>P</b> 0800 <b>B33</b> 4	(Part 2 of 2) Note (1)								
Symbol	-1 Speed Grade -2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max			
t <sub>H</sub>	0.9		1.1		1.5		ns		
t <sub>PRE</sub>		0.5		0.6		0.8	ns		
t <sub>CLR</sub>		0.5		0.6		0.8	ns		
t <sub>CH</sub>	2.0		2.5		3.0		ns		
t <sub>CL</sub>	2.0		2.5		3.0		ns		

<b>15</b> 0. <b>P</b> 0 <b>1</b> 00 <b>153</b>		Note (1)							
Symbol	-1 Spec	ed Grade	-2 Speed Grade		-3 Spee	ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>IOD</sub>		1.6		1.9		2.6	ns		
t <sub>IOC</sub>		0.3		0.3		0.5	ns		
t <sub>IOCO</sub>		1.6		1.9		2.6	ns		
t <sub>IOCOMB</sub>		0.5		0.6		0.8	ns		
t <sub>IOSU</sub>	0.8		0.9		1.2		ns		
t <sub>IOH</sub>	0.7		0.8		1.1		ns		
t <sub>IOCLR</sub>		0.2		0.2		0.3	ns		
t <sub>OD1</sub>		0.6		0.7		0.9	ns		
t <sub>OD2</sub>		0.1		0.2		0.7	ns		
t <sub>OD3</sub>		2.5		3.0		3.9	ns		
$t_{XZ}$		4.4		5.3		7.1	ns		
t <sub>ZX1</sub>		4.4		5.3		7.1	ns		
t <sub>ZX2</sub>		3.9		4.8		6.9	ns		
t <sub>ZX3</sub>		6.3		7.6		10.1	ns		
t <sub>INREG</sub>		4.8		5.7		7.7	ns		
t <sub>IOFD</sub>		1.5		1.8		2.4	ns		
t <sub>INCOMB</sub>		1.5		1.8		2.4	ns		

856. POKOSEGN/12 (	Note (1)						
Symbol	-1 Spec	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit
İ	Min	Max	Min	Max	Min	Max	
t <sub>CGENR</sub>		0.1		0.1		0.1	ns
t <sub>CASC</sub>		0.5		0.8		1.0	ns
t <sub>C</sub>		0.5		0.6		0.8	ns
t <sub>co</sub>		0.6		0.6		0.7	ns
t <sub>COMB</sub>		0.3		0.4		0.5	ns
t <sub>SU</sub>	0.5		0.6		0.7		ns
t <sub>H</sub>	0.5		0.6		0.8		ns
t <sub>PRE</sub>		0.4		0.5		0.7	ns
t <sub>CLR</sub>		0.8		1.0		1.2	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns

867. POKOSEIJM	Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>IOD</sub>		1.3		1.3		1.9	ns	
t <sub>IOC</sub>		0.3		0.4		0.4	ns	
t <sub>IOCO</sub>		1.7		2.1		2.6	ns	
t <sub>IOCOMB</sub>		0.5		0.6		0.8	ns	
t <sub>IOSU</sub>	0.8		1.0		1.3		ns	
t <sub>IOH</sub>	0.4		0.5		0.6		ns	
t <sub>IOCLR</sub>		0.2		0.2		0.4	ns	
t <sub>OD1</sub>		1.2		1.2		1.9	ns	
t <sub>OD2</sub>		0.7		0.8		1.7	ns	
t <sub>OD3</sub>		2.7		3.0		4.3	ns	
$t_{XZ}$		4.7		5.7		7.5	ns	
t <sub>ZX1</sub>		4.7		5.7		7.5	ns	
t <sub>ZX2</sub>		4.2		5.3		7.3	ns	
t <sub>ZX3</sub>		6.2		7.5		9.9	ns	
t <sub>INREG</sub>		3.5		4.2		5.6	ns	
t <sub>IOFD</sub>		1.1		1.3		1.8	ns	
t <sub>INCOMB</sub>		1.1		1.3		1.8	ns	

<b>15</b> 8. <b>P</b> 080 <b>5</b> 1111	Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>EABDATA1</sub>		1.7		2.4		3.2	ns		
t <sub>EABDATA2</sub>		0.4		0.6		0.8	ns		
t <sub>EABWE1</sub>		1.0		1.4		1.9	ns		
t <sub>EABWE2</sub>		0.0		0.0		0.0	ns		
t <sub>EABRE1</sub>		0.0		0.0		0.0			
t <sub>EABRE2</sub>		0.4		0.6		0.8			
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns		
t <sub>EABCO</sub>		0.8		1.1		1.5	ns		
t <sub>EABBYPASS</sub>		0.0		0.0		0.0	ns		
t <sub>EABSU</sub>	0.7		1.0		1.3		ns		
t <sub>EABH</sub>	0.4		0.6		0.8		ns		
t <sub>EABCLR</sub>	0.8		1.1		1.5				
t <sub>AA</sub>		2.0		2.8		3.8	ns		
t <sub>WP</sub>	2.0		2.8		3.8		ns		
t <sub>RP</sub>	1.0		1.4		1.9				
t <sub>WDSU</sub>	0.5		0.7		0.9		ns		
t <sub>WDH</sub>	0.1		0.1		0.2		ns		
t <sub>WASU</sub>	1.0		1.4		1.9		ns		
t <sub>WAH</sub>	1.5		2.1		2.9		ns		
t <sub>RASU</sub>	1.5		2.1		2.8				
t <sub>RAH</sub>	0.1		0.1		0.2				
t <sub>WO</sub>		2.1		2.9		4.0	ns		
t <sub>DD</sub>		2.1		2.9		4.0	ns		
t <sub>EABOUT</sub>		0.0		0.0		0.0	ns		
t <sub>EABCH</sub>	1.5		2.0		2.5		ns		
t <sub>EABCL</sub>	1.5		2.0		2.5		ns		



# Configuration & Operation

The FLEX 10KE architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

# **Operating Modes**

The FLEX 10KE architecture uses SRAM configuration elements that require configuration data to be loaded every time the circuit powers up. The process of physically loading the SRAM data into the device is called *configuration*. Before configuration, as  $V_{CC}$  rises, the device initiates a Power-On Reset (POR). This POR event clears the device and prepares it for configuration. The FLEX 10KE POR time does not exceed 50  $\mu$ s.

When configuring with a configuration device, refer to the respective configuration device data sheet for POR timing information.