



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	72
Number of Logic Elements/Cells	576
Total RAM Bits	6144
Number of I/O	102
Number of Gates	31000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k10tc144-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. FLEX 10KE Device Features										
Feature	EPF10K100E (2)	EPF10K130E	EPF10K200E EPF10K200S							
Typical gates (1)	100,000	130,000	200,000							
Maximum system gates	257,000	342,000	513,000							
Logic elements (LEs)	4,992	6,656	9,984							
EABs	12	16	24							
Total RAM bits	49,152	65,536	98,304							
Maximum user I/O pins	338	413	470							

Note to tables:

- (1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.
- (2) New EPF10K100B designs should use EPF10K100E devices.

...and More Features

- Fabricated on an advanced process and operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLockTM and ClockBoostTM options for reduced clock delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration

■ Flexible interconnect

- FastTrack® Interconnect continuous routing structure for fast, predictable interconnect delays
- Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
- Tri-state emulation that implements internal tri-state buses
- Up to six global clock signals and four global clear signals

■ Powerful I/O pins

- Individual tri-state output enable control for each pin
- Open-drain option on each I/O pin
- Programmable output slew-rate control to reduce switching noise
- Clamp to V_{CCIO} user-selectable on a pin-by-pin basis
- Supports hot-socketing

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800
- Flexible package options
 - Available in a variety of packages with 144 to 672 pins, including the innovative FineLine BGATM packages (see Tables 3 and 4)
 - SameFrame[™] pin-out compatibility between FLEX 10KA and FLEX 10KE devices across a range of device densities and pin counts
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Table 3. FLEX	Table 3. FLEX 10KE Package Options & I/O Pin Count Notes (1), (2)											
Device	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356-Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600-Pin BGA	672-Pin FineLine BGA			
EPF10K30E	102	147		176		220			220 (3)			
EPF10K50E	102	147	189	191		254			254 (3)			
EPF10K50S	102	147	189	191	220	254			254 (3)			
EPF10K100E		147	189	191	274	338			338 (3)			
EPF10K130E			186		274	369		424	413			
EPF10K200E							470	470	470			
EPF10K200S			182		274	369	470	470	470			

Notes:

- (1) FLEX 10KE device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and 672-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.



For more information on FLEX device configuration, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- MasterBlaster Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)

FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information.

Figure 9 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.




Figure 9. FLEX 10KE Carry Chain Operation (n-Bit Full Adder)

LE Operating Modes

The FLEX 10KE LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

Asynchronous Preset

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

Column-to-IOE Connections

When an IOE is used as an input, it can drive up to two separate column channels. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the column channels. Two IOEs connect to each side of the column channels. Each IOE can be driven by column channels via a multiplexer. The set of column channels is different for each IOE (see Figure 17).

Figure 17. FLEX 10KE Column-to-IOE Connections

The values for m and n are provided in Table 11.




Table 11 lists the FLEX 10KE column-to-IOE interconnect resources.


Table 11. FLEX 10KE Column-to-IOE Interconnect Resources										
Device	Channels per Column (n)	Column Channels per Pin (m)								
EPF10K30E	24	16								
EPF10K50E EPF10K50S	24	16								
EPF10K100E	24	16								
EPF10K130E	32	24								
EPF10K200E EPF10K200S	48	40								

SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package to an EPF10K200S device in a 672-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 18).

Figure 18. SameFrame Pin-Out Example



256-Pin FineLine BGA Packag (Reduced I/O Count or Logic Reguirements) 672-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

PCI Pull-Up Clamping Diode Option

FLEX 10KE devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the $V_{\rm CCIO}$ value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When $V_{\rm CCIO}$ is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When $V_{\rm CCIO}$ is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which would allow a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects the falling edge of the output.

Open-Drain Output Option

FLEX 10KE devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- \mathbb{QR} plane.

MultiVolt I/O Interface

The FLEX 10KE device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10KE devices in all packages to interface with systems of differing supply voltages. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V $V_{\rm CCINT}$ level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with $V_{\rm CCIO}$ levels higher than 3.0 V achieve a faster timing delay of t_{OD2} instead of t_{OD1} .

Table 14 summarizes FLEX 10KE MultiVolt I/O support.

Table 14. FLEX 10KE MultiVolt I/O Support											
V _{CCIO} (V) Input Signal (V) Output Signal (V)											
	2.5 3.3 5.0 2.5 3.3 5.0										
2.5											
3.3											

Notes:

- (1) The PCI clamping diode must be disabled to drive an input with voltages higher than $V_{\rm CCIO}$.
- (2) When $V_{\rm CCIO}$ = 3.3 V, a FLEX 10KE device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on FLEX 10KE devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a $V_{\rm IH}$ of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The $I_{\rm OL}$ current specification should be considered when selecting a pull-up resistor.

Power Sequencing & Hot-Socketing

Because FLEX 10KE devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power planes can be powered in any order.

Signals can be driven into FLEX 10KE devices before and during power up without damaging the device. Additionally, FLEX 10KE devices do not drive out during power up. Once operating conditions are reached, FLEX 10KE devices operate as specified by the user.

Table 17. 32-	Table 17. 32-Bit IDCODE for FLEX 10KE Devices Note (1)												
Device		IDCODE (32 Bits)											
	Version (4 Bits)	Part Number (16 Bits) Manufacturer's 1 (1 Bit) Identity (11 Bits) (2)											
EPF10K30E	0001	0001 0000 0011 0000	00001101110	1									
EPF10K50E EPF10K50S	0001	0001 0000 0101 0000	00001101110	1									
EPF10K100E	0010	0000 0001 0000 0000	00001101110	1									
EPF10K130E	0001	0000 0001 0011 0000	00001101110	1									
EPF10K200E EPF10K200S	0001	0000 0010 0000 0000	00001101110	1									

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10KE devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

Figure 25. FLEX 10KE Device LE Timing Model




Table 30. External Bidirectional Timing Parameters Note (9)									
Symbol	Parameter	Conditions							
^t INSUBIDIR	Setup time for bi-directional pins with global clock at same-row or same-column LE register								
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at same-row or same-column LE register								
t _{INH}	Hold time with global clock at IOE register								
^t OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 35 pF							
t _{XZBIDIR}	Synchronous IOE output buffer disable delay	C1 = 35 pF							
t _{ZXBIDIR}	Synchronous IOE output buffer enable delay, slow slew rate= off	C1 = 35 pF							

Notes to tables:

- Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- (2) Operating conditions: VCCIO = $3.3 \text{ V} \pm 10\%$ for commercial or industrial use.
- (3) Operating conditions: VCCIO = $2.5 \text{ V} \pm 5\%$ for commercial or industrial use in EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E, and EPF10K200S devices.
- (4) Operating conditions: VCCIO = 3.3 V.
- (5) Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- (6) EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- (7) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (8) Contact Altera Applications for test circuit specifications and test conditions.
- (9) This timing parameter is sample-tested only.
- (10) This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local Bus Specification, revision 2.2.

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.7		2.0		2.3	ns
t _{EABDATA1}		0.6		0.7		0.8	ns
t _{EABWE1}		1.1		1.3		1.4	ns
t _{EABWE2}		0.4		0.4		0.5	ns
t _{EABRE1}		0.8		0.9		1.0	ns
t _{EABRE2}		0.4		0.4		0.5	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.3		0.3		0.4	ns
t _{EABBYPASS}		0.5		0.6		0.7	ns
t _{EABSU}	0.9		1.0		1.2		ns
t _{EABH}	0.4		0.4		0.5		ns
t _{EABCLR}	0.3		0.3		0.3		ns
t_{AA}		3.2		3.8		4.4	ns
t_{WP}	2.5		2.9		3.3		ns
t_{RP}	0.9		1.1		1.2		ns
t _{WDSU}	0.9		1.0		1.1		ns
t _{WDH}	0.1		0.1		0.1		ns
t _{WASU}	1.7		2.0		2.3		ns
t _{WAH}	1.8		2.1		2.4		ns
t _{RASU}	3.1		3.7		4.2		ns
t _{RAH}	0.2		0.2		0.2		ns
t _{WO}		2.5		2.9		3.3	ns
t _{DD}		2.5		2.9		3.3	ns
t _{EABOUT}		0.5		0.6		0.7	ns
t _{EABCH}	1.5		2.0		2.3		ns
t _{EABCL}	2.5		2.9		3.3		ns

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		1.8		2.4		2.9	ns
t _{DIN2LE}		1.5		1.8		2.4	ns
t _{DIN2DATA}		1.5		1.8		2.2	ns
t _{DCLK2IOE}		2.2		2.6		3.0	ns
t _{DCLK2LE}		1.5		1.8		2.4	ns
t _{SAMELAB}		0.1		0.2		0.3	ns
t _{SAMEROW}		2.0		2.4		2.7	ns
t _{SAME} COLUMN		0.7		1.0		0.8	ns
t _{DIFFROW}		2.7		3.4		3.5	ns
t _{TWOROWS}		4.7		5.8		6.2	ns
t _{LEPERIPH}		2.7		3.4		3.8	ns
t _{LABCARRY}		0.3		0.4		0.5	ns
t _{LABCASC}		0.8		0.8		1.1	ns

Symbol	-1 Spec	ed Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		8.0		9.5		12.5	ns
t _{INSU} (3)	2.1		2.5		3.9		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns
t _{INSU} (4)	1.1		1.5		-		ns
t _{INH} (4)	0.0		0.0		-		ns
^t оитсо	0.5	3.9	0.5	4.9	-	-	ns
t _{PCISU}	3.0		4.2		-		ns
рсін	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	7.5	_	_	ns

Table 41. EPF10K50E Device EAB Internal Timing Macroparameters Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{EABAA}		6.4		7.6		10.2	ns		
t _{EABRCOMB}	6.4		7.6		10.2		ns		
t _{EABRCREG}	4.4		5.1		7.0		ns		
t _{EABWP}	2.5		2.9		3.9		ns		
t _{EABWCOMB}	6.0		7.0		9.5		ns		
t _{EABWCREG}	6.8		7.8		10.6		ns		
t _{EABDD}		5.7		6.7		9.0	ns		
t _{EABDATACO}		0.8		0.9		1.3	ns		
t _{EABDATASU}	1.5		1.7		2.3		ns		
t _{EABDATAH}	0.0		0.0		0.0		ns		
t _{EABWESU}	1.3		1.4		2.0		ns		
t _{EABWEH}	0.0		0.0		0.0		ns		
t _{EABWDSU}	1.5		1.7		2.3		ns		
t _{EABWDH}	0.0		0.0		0.0		ns		
t _{EABWASU}	3.0		3.6		4.8		ns		
t _{EABWAH}	0.5		0.5		0.8		ns		
t _{EABWO}		5.1		6.0		8.1	ns		

Table 42. EPF10K50E Device Interconnect Timing Microparameters Note (1)										
Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Spec	ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{DIN2IOE}		3.5		4.3		5.6	ns			
t _{DIN2LE}		2.1		2.5		3.4	ns			
t _{DIN2DATA}		2.2		2.4		3.1	ns			
t _{DCLK2IOE}		2.9		3.5		4.7	ns			
t _{DCLK2LE}		2.1		2.5		3.4	ns			
t _{SAMELAB}		0.1		0.1		0.2	ns			
t _{SAMEROW}		1.1		1.1		1.5	ns			
t _{SAME} COLUMN		0.8		1.0		1.3	ns			
t _{DIFFROW}		1.9		2.1		2.8	ns			
t _{TWOROWS}		3.0		3.2		4.3	ns			
t _{LEPERIPH}		3.1		3.3		3.7	ns			
t _{LABCARRY}		0.1		0.1		0.2	ns			
t _{LABCASC}		0.3		0.3		0.5	ns			

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.5		2.0		2.6	ns
t _{EABDATA1}		0.0		0.0		0.0	ns
t _{EABWE1}		1.5		2.0		2.6	ns
t _{EABWE2}		0.3		0.4		0.5	ns
t _{EABRE1}		0.3		0.4		0.5	ns
t _{EABRE2}		0.0		0.0		0.0	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.3		0.4		0.5	ns
t _{EABBYPASS}		0.1		0.1		0.2	ns
t _{EABSU}	0.8		1.0		1.4		ns
t _{EABH}	0.1		0.1		0.2		ns
t _{EABCLR}	0.3		0.4		0.5		ns
t_{AA}		4.0		5.1		6.6	ns
t_{WP}	2.7		3.5		4.7		ns
t_{RP}	1.0		1.3		1.7		ns
t _{WDSU}	1.0		1.3		1.7		ns
t_{WDH}	0.2		0.2		0.3		ns
t _{WASU}	1.6		2.1		2.8		ns
t _{WAH}	1.6		2.1		2.8		ns
t _{RASU}	3.0		3.9		5.2		ns
t _{RAH}	0.1		0.1		0.2		ns
t_{WO}		1.5		2.0		2.6	ns
t _{DD}		1.5		2.0		2.6	ns
t _{EABOUT}		0.2		0.3		0.3	ns
t _{EABCH}	1.5		2.0		2.5		ns
t _{EABCL}	2.7		3.5		4.7		ns

Table 48. EPF10K100E Device EAB Internal Timing Macroparameters (Part 1 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{EABAA}		5.9		7.6		9.9	ns		
t _{EABRCOMB}	5.9		7.6		9.9		ns		
t _{EABRCREG}	5.1		6.5		8.5		ns		
t _{EABWP}	2.7		3.5		4.7		ns		

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABWCOMB}	5.9		7.7		10.3		ns
t _{EABWCREG}	5.4		7.0		9.4		ns
t _{EABDD}		3.4		4.5		5.9	ns
t _{EABDATACO}		0.5		0.7		0.8	ns
t _{EABDATASU}	0.8		1.0		1.4		ns
t _{EABDATAH}	0.1		0.1		0.2		ns
t _{EABWESU}	1.1		1.4		1.9		ns
t _{EABWEH}	0.0		0.0		0.0		ns
t _{EABWDSU}	1.0		1.3		1.7		ns
t _{EABWDH}	0.2		0.2		0.3		ns
t _{EABWASU}	4.1		5.2		6.8		ns
t _{EABWAH}	0.0		0.0		0.0		ns
t _{EABWO}		3.4		4.5		5.9	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		3.1		3.6		4.4	ns
t _{DIN2LE}		0.3		0.4		0.5	ns
t _{DIN2DATA}		1.6		1.8		2.0	ns
t _{DCLK2IOE}		0.8		1.1		1.4	ns
t _{DCLK2LE}		0.3		0.4		0.5	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		1.5		2.5		3.4	ns
t _{SAME} COLUMN		0.4		1.0		1.6	ns
t _{DIFFROW}		1.9		3.5		5.0	ns
t _{TWOROWS}		3.4		6.0		8.4	ns
t _{LEPERIPH}		4.3		5.4		6.5	ns
t _{LABCARRY}		0.5		0.7		0.9	ns
t _{LABCASC}		0.8		1.0		1.4	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (3)	2.2		2.4		3.2		ns
t _{INHBIDIR} (3)	0.0		0.0		0.0		ns
t _{INSUBIDIR} (4)	2.8		3.0		-		ns
t _{INHBIDIR} (4)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns
t _{XZBIDIR} (3)		5.6		8.1		10.8	ns
t _{ZXBIDIR} (3)		5.6		8.1		10.8	ns
toutcobidir (4)	0.5	4.0	0.5	6.0	-	_	ns
t _{XZBIDIR} (4)		4.6		7.1		-	ns
t _{ZXBIDIR} (4)		4.6		7.1		-	ns

Notes to tables:

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 59 through 65 show EPF10K200E device internal and external timing parameters.

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{LUT}		0.7		0.8		1.2	ns
t _{CLUT}		0.4		0.5		0.6	ns
t _{RLUT}		0.6		0.7		0.9	ns
t _{PACKED}		0.3		0.5		0.7	ns
t_{EN}		0.4		0.5		0.6	ns
t _{CICO}		0.2		0.2		0.3	ns
t _{CGEN}		0.4		0.4		0.6	ns
t _{CGENR}		0.2		0.2		0.3	ns
t _{CASC}		0.7		0.8		1.2	ns
t_{C}		0.5		0.6		0.8	ns
t _{CO}		0.5		0.6		0.8	ns
t _{COMB}		0.4		0.6		0.8	ns
t_{SU}	0.4		0.6		0.7		ns

Table 66. EPF10K50S Device LE Timing Microparameters (Part 2 of 2) Note (1)									
Symbol	-1 Spec	-1 Speed Grade		-2 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{CGENR}		0.1		0.1		0.1	ns		
t _{CASC}		0.5		0.8		1.0	ns		
$t_{\mathbb{C}}$		0.5		0.6		0.8	ns		
t_{CO}		0.6		0.6		0.7	ns		
t _{COMB}		0.3		0.4		0.5	ns		
t_{SU}	0.5		0.6		0.7		ns		
t_H	0.5		0.6		0.8		ns		
t _{PRE}		0.4		0.5		0.7	ns		
t _{CLR}		0.8		1.0		1.2	ns		
t _{CH}	2.0		2.5		3.0		ns		
t_{CL}	2.0		2.5		3.0		ns		

Table 67. EPF10K50S Device IOE Timing Microparameters Note (1)										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t_{IOD}		1.3		1.3		1.9	ns			
t_{IOC}		0.3		0.4		0.4	ns			
t _{IOCO}		1.7		2.1		2.6	ns			
t _{IOCOMB}		0.5		0.6		0.8	ns			
t _{IOSU}	0.8		1.0		1.3		ns			
t _{IOH}	0.4		0.5		0.6		ns			
t _{IOCLR}		0.2		0.2		0.4	ns			
t _{OD1}		1.2		1.2		1.9	ns			
t _{OD2}		0.7		0.8		1.7	ns			
t _{OD3}		2.7		3.0		4.3	ns			
t_{XZ}		4.7		5.7		7.5	ns			
t_{ZX1}		4.7		5.7		7.5	ns			
t_{ZX2}		4.2		5.3		7.3	ns			
t_{ZX3}		6.2		7.5		9.9	ns			
t _{INREG}		3.5		4.2		5.6	ns			
t _{IOFD}		1.1		1.3		1.8	ns			
t _{INCOMB}		1.1		1.3		1.8	ns			