



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 72 |
| Number of Logic Elements/Cells | 576 |
| Total RAM Bits | 6144 |
| Number of I/O | 102 |
| Number of Gates | 31000 |
| Voltage - Supply | 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epf10k10ti144-4n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



For more information on FLEX device configuration, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- MasterBlaster Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)

FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information.

Functional Description

Each FLEX 10KE device contains an enhanced embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a four-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—such as 8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10KE devices (as well as to and from device pins) are provided by the FastTrack Interconnect routing structure, which is a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect routing structure. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 0.9 ns and hold times of 0 ns. As outputs, these registers provide clock-to-output times as low as 3.0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.

Embedded Array Block (EAB) I/O Element IOE IOE IOE IOE IOE IOE IOE IOE IOE (IOE) IOE Column Logic Array Interconnect EAB Logic Array Block (LAB) IOE Logic Element (LE) Row EAB Interconnect Local Interconnect Logic Array

Figure 1. FLEX 10KE Device Block Diagram

IOE

IOE

IOE

IOE

IOE

IOE

Embedded Array

FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

IOE

IOE

The EAB can also be used for bidirectional, dual-port memory applications where two ports read or write simultaneously. To implement this type of dual-port memory, two EABs are used to support two simultaneous read or writes.

Alternatively, one clock and clock enable can be used to control the input registers of the EAB, while a different clock and clock enable control the output registers (see Figure 2).

Dedicated Inputs & Global Signals **Dedicated Clocks** Row Interconnect RAM/ROM 256 × 16 512 × 8 data[] 2.048 × 2 ENA FNA rdaddress[] EAB Local ENA Interconnect (2) wraddress[] 4, 8, 16, 32 FΝΔ rden wren outclocken Write Enable inclocken Multiplexers allow read address and read inclock enable registers to be clocked by inclock or outclock outclock signals.

Figure 2. FLEX 10KE Device in Dual-Port RAM Mode Notes (1)


Notes:

(1) All registers can be asynchronously cleared by EAB local interconnect signals, global signals, or the chip-wide reset.

Column Interconnect

(2) EPF10K30E and EPF10K50E devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, and EPF10K200E devices have 104 EAB local interconnect channels.

Figure 7. FLEX 10KE LAB




Notes:

- (1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 22 inputs to the LAB local interconnect channel from the row; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 26.
- (2) EPF10K30E, EPF10K50E, and EPF10K50S devices have 30 LAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 34.

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LE in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10KE architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure (see Figure 8).



Altera Corporation 17

Cascade-Out

Carry-Out

Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is ANDed with a synchronous clear signal.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the Altera Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

| Peripheral Control Signal | EPF10K100E | EPF10K130E | EPF10K200E EPF10K200S |
|------------------------------|------------|------------|--------------------------|
| OE0 | Row A | Row C | Row G |
| OE1 | Row C | Row E | Row I |
| OE2 | Row E | Row G | Row K |
| OE3 | Row L | Row N | Row R |
| OE4 | Row I | Row K | Row O |
| OE5 | Row K | Row M | Row Q |
| CLKENA0/CLK0/GLOBAL0 | Row F | Row H | Row L |
| CLKENA1/OE6/GLOBAL1 | Row D | Row F | Row J |
| CLKENA2/CLR0 | Row B | Row D | Row H |
| CLKENA3/OE7/GLOBAL2 | Row H | Row J | Row N |
| CLKENA4/CLR1 | Row J | Row L | Row P |
| CLKENA5/CLK1/GLOBAL3 | Row G | Row I | Row M |

Signals on the peripheral control bus can also drive the four global signals, referred to as <code>GLOBALO</code> through <code>GLOBALO</code> in Tables 8 and 9. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus, which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals. The dedicated input pin should be driven to a known logic state (such as ground) and not be allowed to float.


The chip-wide output enable pin is an active-high pin (DEV_OE) that can be used to tri-state all pins on the device. This option can be set in the Altera software. On EPF10K50E and EPF10K200E devices, the built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package to an EPF10K200S device in a 672-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 18).

Figure 18. SameFrame Pin-Out Example



256-Pin FineLine BGA Packag (Reduced I/O Count or Logic Reguirements) 672-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

to Be Driven


Figure 20. FLEX 10KE JTAG Waveforms TMS TDI t_{JPSU} TCK t_{JPZX} t _{JPXZ} $\mathbf{t}_{\mathsf{JPCO}}$ TDO t_{JSH} t_{JSSU} Signal to Be Captured t_{JSCO}t_{JSZX} t_{JSXZ} Signal

Figure 20 shows the timing requirements for the JTAG signals.

Table 18 shows the timing parameters and values for FLEX 10KE devices.

| Table 1 | 8. FLEX 10KE JTAG Timing Parameters & Values | | | |
|-------------------|--|-----|-----|------|
| Symbol | Parameter | Min | Max | Unit |
| t _{JCP} | TCK clock period | 100 | | ns |
| t _{JCH} | TCK clock high time | 50 | | ns |
| t _{JCL} | TCK clock low time | 50 | | ns |
| t _{JPSU} | JTAG port setup time | 20 | | ns |
| t _{JPH} | JTAG port hold time | 45 | | ns |
| t _{JPCO} | JTAG port clock to output | | 25 | ns |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns |
| t _{JSSU} | Capture register setup time | 20 | | ns |
| t _{JSH} | Capture register hold time | 45 | | ns |
| t _{JSCO} | Update register clock to output | | 35 | ns |
| t _{JSZX} | Update register high impedance to valid output | | 35 | ns |
| t _{JSXZ} | Update register valid output to high impedance | | 35 | ns |

Figure 25. FLEX 10KE Device LE Timing Model




| Table 26. EA | B Timing Microparameters Note (1) | |
|------------------------|--|------------|
| Symbol | Parameter | Conditions |
| t _{EABDATA1} | Data or address delay to EAB for combinatorial input | |
| t _{EABDATA2} | Data or address delay to EAB for registered input | |
| t _{EABWE1} | Write enable delay to EAB for combinatorial input | |
| t _{EABWE2} | Write enable delay to EAB for registered input | |
| t _{EABRE1} | Read enable delay to EAB for combinatorial input | |
| t _{EABRE2} | Read enable delay to EAB for registered input | |
| t _{EABCLK} | EAB register clock delay | |
| t _{EABCO} | EAB register clock-to-output delay | |
| t _{EABBYPASS} | Bypass register delay | |
| t _{EABSU} | EAB register setup time before clock | |
| t _{EABH} | EAB register hold time after clock | |
| t _{EABCLR} | EAB register asynchronous clear time to output delay | |
| t_{AA} | Address access delay (including the read enable to output delay) | |
| t_{WP} | Write pulse width | |
| t_{RP} | Read pulse width | |
| t _{WDSU} | Data setup time before falling edge of write pulse | (5) |
| t_{WDH} | Data hold time after falling edge of write pulse | (5) |
| t _{WASU} | Address setup time before rising edge of write pulse | (5) |
| t_{WAH} | Address hold time after falling edge of write pulse | (5) |
| t _{RASU} | Address setup time with respect to the falling edge of the read enable | |
| t _{RAH} | Address hold time with respect to the falling edge of the read enable | |
| t_{WO} | Write enable to data output valid delay | |
| t_{DD} | Data-in to data-out valid delay | |
| t _{EABOUT} | Data-out delay | |
| t _{EABCH} | Clock high time | |
| t _{EABCL} | Clock low time | |


Figures 29 and 30 show the asynchronous and synchronous timing waveforms, respectively, or the EAB macroparameters in Tables 26 and 27.

Figure 29. EAB Asynchronous Timing Waveforms

EAB Asynchronous Read



EAB Asynchronous Write



| Table 31. EPF10 | K30E Device | LE Timing N | <i>Nicroparame</i> | ters (Part 2 | ? of 2) No | ote (1) | |
|--------------------|----------------|-------------|--------------------|----------------|------------|----------|------|
| Symbol | -1 Speed Grade | | -2 Spee | -2 Speed Grade | | ed Grade | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{CGENR} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{CASC} | | 0.6 | | 0.8 | | 1.0 | ns |
| $t_{\mathbb{C}}$ | | 0.0 | | 0.0 | | 0.0 | ns |
| t_{CO} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{COMB} | | 0.4 | | 0.4 | | 0.6 | ns |
| t_{SU} | 0.4 | | 0.6 | | 0.6 | | ns |
| t_H | 0.7 | | 1.0 | | 1.3 | | ns |
| t _{PRE} | | 0.8 | | 0.9 | | 1.2 | ns |
| t _{CLR} | | 0.8 | | 0.9 | | 1.2 | ns |
| t _{CH} | 2.0 | | 2.5 | | 2.5 | | ns |
| t_{CL} | 2.0 | | 2.5 | | 2.5 | | ns |

| Table 32. EPF10K | 30E Device | IOE Timing I | Microparam | eters N | ote (1) | | |
|---------------------|----------------|--------------|------------|----------------|---------|----------|------|
| Symbol | -1 Speed Grade | | -2 Spee | -2 Speed Grade | | ed Grade | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{IOD} | | 2.4 | | 2.8 | | 3.8 | ns |
| t _{IOC} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{IOCO} | | 1.0 | | 1.1 | | 1.6 | ns |
| t _{IOCOMB} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{IOSU} | 1.2 | | 1.4 | | 1.9 | | ns |
| t _{IOH} | 0.3 | | 0.4 | | 0.5 | | ns |
| t _{IOCLR} | | 1.0 | | 1.1 | | 1.6 | ns |
| t _{OD1} | | 1.9 | | 2.3 | | 3.0 | ns |
| t _{OD2} | | 1.4 | | 1.8 | | 2.5 | ns |
| t _{OD3} | | 4.4 | | 5.2 | | 7.0 | ns |
| t_{XZ} | | 2.7 | | 3.1 | | 4.3 | ns |
| t_{ZX1} | | 2.7 | | 3.1 | | 4.3 | ns |
| t_{ZX2} | | 2.2 | | 2.6 | | 3.8 | ns |
| t_{ZX3} | | 5.2 | | 6.0 | | 8.3 | ns |
| t _{INREG} | | 3.4 | | 4.1 | | 5.5 | ns |
| t _{IOFD} | | 0.8 | | 1.3 | | 2.4 | ns |
| t _{INCOMB} | | 0.8 | | 1.3 | | 2.4 | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{EABDATA1} | | 1.7 | | 2.0 | | 2.3 | ns |
| t _{EABDATA1} | | 0.6 | | 0.7 | | 0.8 | ns |
| t _{EABWE1} | | 1.1 | | 1.3 | | 1.4 | ns |
| t _{EABWE2} | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{EABRE1} | | 0.8 | | 0.9 | | 1.0 | ns |
| t _{EABRE2} | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 0.3 | | 0.3 | | 0.4 | ns |
| t _{EABBYPASS} | | 0.5 | | 0.6 | | 0.7 | ns |
| t _{EABSU} | 0.9 | | 1.0 | | 1.2 | | ns |
| t _{EABH} | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{EABCLR} | 0.3 | | 0.3 | | 0.3 | | ns |
| t_{AA} | | 3.2 | | 3.8 | | 4.4 | ns |
| t_{WP} | 2.5 | | 2.9 | | 3.3 | | ns |
| t_{RP} | 0.9 | | 1.1 | | 1.2 | | ns |
| t _{WDSU} | 0.9 | | 1.0 | | 1.1 | | ns |
| t _{WDH} | 0.1 | | 0.1 | | 0.1 | | ns |
| t _{WASU} | 1.7 | | 2.0 | | 2.3 | | ns |
| t _{WAH} | 1.8 | | 2.1 | | 2.4 | | ns |
| t _{RASU} | 3.1 | | 3.7 | | 4.2 | | ns |
| t _{RAH} | 0.2 | | 0.2 | | 0.2 | | ns |
| t _{WO} | | 2.5 | | 2.9 | | 3.3 | ns |
| t _{DD} | | 2.5 | | 2.9 | | 3.3 | ns |
| t _{EABOUT} | | 0.5 | | 0.6 | | 0.7 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.3 | | ns |
| t _{EABCL} | 2.5 | | 2.9 | | 3.3 | | ns |

| Symbol | -1 Spee | ed Grade | -2 Spee | -2 Speed Grade | | ed Grade | Unit |
|------------------------|---------|----------|---------|----------------|------|----------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{EABWCOMB} | 5.9 | | 7.7 | | 10.3 | | ns |
| t _{EABWCREG} | 5.4 | | 7.0 | | 9.4 | | ns |
| t _{EABDD} | | 3.4 | | 4.5 | | 5.9 | ns |
| t _{EABDATACO} | | 0.5 | | 0.7 | | 0.8 | ns |
| t _{EABDATASU} | 0.8 | | 1.0 | | 1.4 | | ns |
| t _{EABDATAH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{EABWESU} | 1.1 | | 1.4 | | 1.9 | | ns |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWDSU} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{EABWDH} | 0.2 | | 0.2 | | 0.3 | | ns |
| t _{EABWASU} | 4.1 | | 5.2 | | 6.8 | | ns |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWO} | | 3.4 | | 4.5 | | 5.9 | ns |

| Symbol | -1 Spee | d Grade | -2 Speed Grade | | -3 Spee | ed Grade | Unit |
|--------------------------|---------|---------|----------------|-----|---------|----------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{DIN2IOE} | | 3.1 | | 3.6 | | 4.4 | ns |
| t _{DIN2LE} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{DIN2DATA} | | 1.6 | | 1.8 | | 2.0 | ns |
| t _{DCLK2IOE} | | 0.8 | | 1.1 | | 1.4 | ns |
| t _{DCLK2LE} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{SAMEROW} | | 1.5 | | 2.5 | | 3.4 | ns |
| t _{SAME} COLUMN | | 0.4 | | 1.0 | | 1.6 | ns |
| t _{DIFFROW} | | 1.9 | | 3.5 | | 5.0 | ns |
| t _{TWOROWS} | | 3.4 | | 6.0 | | 8.4 | ns |
| t _{LEPERIPH} | | 4.3 | | 5.4 | | 6.5 | ns |
| t _{LABCARRY} | | 0.5 | | 0.7 | | 0.9 | ns |
| t _{LABCASC} | | 0.8 | | 1.0 | | 1.4 | ns |

| Table 50. EPF10 | e 50. EPF10K100E External Timing Parameters Notes (1), (2) | | | | | | |
|------------------------|--|----------------|-----|----------------|-----|----------|------|
| Symbol | -1 Spec | -1 Speed Grade | | -2 Speed Grade | | ed Grade | Unit |
| | Min | Max | Min | Max | Min | Max |] |
| t _{DRR} | | 9.0 | | 12.0 | | 16.0 | ns |
| t _{INSU} (3) | 2.0 | | 2.5 | | 3.3 | | ns |
| t _{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{оитсо} (3) | 2.0 | 5.2 | 2.0 | 6.9 | 2.0 | 9.1 | ns |
| t _{INSU} (4) | 2.0 | | 2.2 | | - | | ns |
| t _{INH} (4) | 0.0 | | 0.0 | | - | | ns |
| t _{OUTCO} (4) | 0.5 | 3.0 | 0.5 | 4.6 | - | - | ns |
| t _{PCISU} | 3.0 | | 6.2 | | - | | ns |
| t _{PCIH} | 0.0 | | 0.0 | | _ | | ns |
| t _{PCICO} | 2.0 | 6.0 | 2.0 | 6.9 | _ | _ | ns |

| Table 51. EPF10K | PF10K100E External Bidirectional Timing Parameters Notes (1), (2) | | | | | | |
|----------------------------|---|-----|---------|----------------|-----|----------|------|
| Symbol | -1 Speed Grade | | -2 Spee | -2 Speed Grade | | ed Grade | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} (3) | 1.7 | | 2.5 | | 3.3 | | ns |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSUBIDIR} (4) | 2.0 | | 2.8 | | _ | | ns |
| t _{INHBIDIR} (4) | 0.0 | | 0.0 | | _ | | ns |
| toutcobidir (3) | 2.0 | 5.2 | 2.0 | 6.9 | 2.0 | 9.1 | ns |
| t _{XZBIDIR} (3) | | 5.6 | | 7.5 | | 10.1 | ns |
| t _{ZXBIDIR} (3) | | 5.6 | | 7.5 | | 10.1 | ns |
| toutcobidir (4) | 0.5 | 3.0 | 0.5 | 4.6 | _ | - | ns |
| t _{XZBIDIR} (4) | | 4.6 | | 6.5 | | - | ns |
| t _{ZXBIDIR} (4) | | 4.6 | | 6.5 | | _ | ns |

Notes to tables:

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

| Symbol | -1 Spee | -1 Speed Grade | | -2 Speed Grade | | ed Grade | Unit |
|-------------------------|---------|----------------|-----|----------------|------|----------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{EABWCOMB} | 6.7 | | 8.1 | | 10.7 | | ns |
| t _{EABWCREG} | 6.6 | | 8.0 | | 10.6 | | ns |
| t _{EABDD} | | 4.0 | | 5.1 | | 6.7 | ns |
| t _{EABDATA} CO | | 0.8 | | 1.0 | | 1.3 | ns |
| t _{EABDATASU} | 1.3 | | 1.6 | | 2.1 | | ns |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWESU} | 0.9 | | 1.1 | | 1.5 | | ns |
| t _{EABWEH} | 0.4 | | 0.5 | | 0.6 | | ns |
| t _{EABWDSU} | 1.5 | | 1.8 | | 2.4 | | ns |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWASU} | 3.0 | | 3.6 | | 4.7 | | ns |
| t _{EABWAH} | 0.4 | | 0.5 | | 0.7 | | ns |
| t _{EABW} O | | 3.4 | | 4.4 | | 5.8 | ns |

| Table 63. EPF10K200E Device Interconnect Timing Microparameters Note (1) | | | | | | | |
|--|----------------|-----|----------------|-----|----------------|------|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{DIN2IOE} | | 4.2 | | 4.6 | | 5.7 | ns |
| t _{DIN2LE} | | 1.7 | | 1.7 | | 2.0 | ns |
| t _{DIN2DATA} | | 1.9 | | 2.1 | | 3.0 | ns |
| t _{DCLK2IOE} | | 2.5 | | 2.9 | | 4.0 | ns |
| t _{DCLK2LE} | | 1.7 | | 1.7 | | 2.0 | ns |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{SAMEROW} | | 2.3 | | 2.6 | | 3.6 | ns |
| t _{SAMECOLUMN} | | 2.5 | | 2.7 | | 4.1 | ns |
| t _{DIFFROW} | | 4.8 | | 5.3 | | 7.7 | ns |
| t _{TWOROWS} | | 7.1 | | 7.9 | | 11.3 | ns |
| t _{LEPERIPH} | | 7.0 | | 7.6 | | 9.0 | ns |
| t _{LABCARRY} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{LABCASC} | | 0.9 | | 1.0 | | 1.4 | ns |

| Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 2 of 2) Note (1) | | | | | | | | |
|--|----------------|-----|----------------|-----|----------------|-----|------|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{LABCASC} | | 0.5 | | 1.0 | | 1.4 | ns | |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------------|----------------|-----|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{DRR} | | 9.0 | | 12.0 | | 16.0 | ns |
| t _{INSU} (2) | 3.1 | | 3.7 | | 4.7 | | ns |
| t _{INH} (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{оитсо} (2) | 2.0 | 3.7 | 2.0 | 4.4 | 2.0 | 6.3 | ns |
| t _{INSU} (3) | 2.1 | | 2.7 | | - | | ns |
| t _{INH} (3) | 0.0 | | 0.0 | | - | | ns |
| t _{outco(3)} | 0.5 | 2.7 | 0.5 | 3.4 | - | - | ns |
| t _{PCISU} | 3.0 | | 4.2 | | - | | ns |
| t _{PCIH} | 0.0 | | 0.0 | | - | | ns |
| t _{PCICO} | 2.0 | 6.0 | 2.0 | 8.9 | _ | - | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-----------------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} (2) | 2.3 | | 3.4 | | 4.4 | | ns |
| t _{INHBIDIR} (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSUBIDIR} (3) | 3.3 | | 4.4 | | - | | ns |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | - | | ns |
| toutcobidir (2) | 2.0 | 3.7 | 2.0 | 4.4 | 2.0 | 6.3 | ns |
| t _{XZBIDIR} (2) | | 6.9 | | 7.6 | | 9.2 | ns |
| t _{ZXBIDIR} (2) | | 5.9 | | 6.6 | | _ | ns |
| t _{OUTCOBIDIR} (3) | 0.5 | 2.7 | 0.5 | 3.4 | - | - | ns |
| t _{XZBIDIR} (3) | | 6.9 | | 7.6 | | 9.2 | ns |
| t _{ZXBIDIR} (3) | | 5.9 | | 6.6 | | _ | ns |

Notes to tables:

- All timing parameters are described in Tables 24 through 30 in this data sheet. This parameter is measured without the use of the ClockLock or ClockBoost circuits. (2)
- (3) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Power Consumption

The supply power (P) for FLEX 10KE devices can be calculated with the following equation:

$$P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$$

The $I_{CCACTIVE}$ value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*.

Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.

The I_{CCACTIVE} value can be calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{\boldsymbol{MAX}} \times N \times \boldsymbol{tog_{LC}} \times \frac{\mu A}{MHz \times LE}$$

Where:

 \mathbf{f}_{MAX} = Maximum operating frequency in MHz N = Total number of LEs used in the device

tog_{LC} = Average percent of LEs toggling at each clock

(typically 12.5%)

K = Constant

Table 80 provides the constant (K) values for FLEX 10KE devices.

| Table 80. FLEX 10KE K Constant Values | | | | | |
|---------------------------------------|---------|--|--|--|--|
| Device | K Value | | | | |
| EPF10K30E | 4.5 | | | | |
| EPF10K50E | 4.8 | | | | |
| EPF10K50S | 4.5 | | | | |
| EPF10K100E | 4.5 | | | | |
| EPF10K130E | 4.6 | | | | |
| EPF10K200E | 4.8 | | | | |
| EPF10K200S | 4.6 | | | | |

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.