# E·XFL

# Intel - EPF10K130EFC484-2 Datasheet



Welcome to <u>E-XFL.COM</u>

## Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

## Details

Product Status	Obsolete
Number of LABs/CLBs	832
Number of Logic Elements/Cells	6656
Total RAM Bits	65536
Number of I/O	369
Number of Gates	342000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k130efc484-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. FLEX 10KE Device Features									
Feature	EPF10K100E (2)	EPF10K130E	EPF10K200E EPF10K200S						
Typical gates (1)	100,000	130,000	200,000						
Maximum system gates	257,000	342,000	513,000						
Logic elements (LEs)	4,992	6,656	9,984						
EABs	12	16	24						
Total RAM bits	49,152	65,536	98,304						
Maximum user I/O pins	338	413	470						

#### Note to tables:

- (1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.
- (2) New EPF10K100B designs should use EPF10K100E devices.

# ...and More

- Fabricated on an advanced process and operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLock<sup>™</sup> and ClockBoost<sup>™</sup> options for reduced clock \_ delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration
- Flexible interconnect
  - FastTrack<sup>®</sup> Interconnect continuous routing structure for fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
  - Tri-state emulation that implements internal tri-state buses
  - Up to six global clock signals and four global clear signals
  - Powerful I/O pins
    - Individual tri-state output enable control for each pin
    - Open-drain option on each I/O pin
    - Programmable output slew-rate control to reduce switching noise
    - Clamp to V<sub>CCIO</sub> user-selectable on a pin-by-pin basis
    - Supports hot-socketing

Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.



FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.



### Figure 4. FLEX 10KE Device in Single-Port RAM Mode

#### Note:

(1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock.

# Figure 7. FLEX 10KE LAB



#### Notes:

- (1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 22 inputs to the LAB local interconnect channel from the row; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 26.
- (2) EPF10K30E, EPF10K50E, and EPF10K50S devices have 30 LAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 34.

#### Cascade Chain

With the cascade chain, the FLEX 10KE architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. An a delay as low as 0.6 ns per LE, each additional LE provides four more inputs to the effective width of a function. Cascade chain logic can be created automatically by the Altera Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EPF10K50E device, the cascade chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 10 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is 0.9 ns; the cascade chain delay is 0.6 ns. With the cascade chain, 2.7 ns are needed to decode a 16-bit address.



Figure 10. FLEX 10KE Cascade Chain Operation

Altera Corporation

#### **Clearable Counter Mode**

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is AND ed with a synchronous clear signal.

# Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

# Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the Altera Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.







# I/O Element

An IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time, or as an output register for data that requires fast clock-to-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE, and the data input and output enable registers should be LE registers placed adjacent to the bidirectional pin. The Altera Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Figure 15 shows the bidirectional I/O registers.

# ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 19 shows the incoming and generated clock specifications.

#### Figure 19. Specifications for Incoming & Generated Clocks

The  $t_l$  parameter refers to the nominal input clock period; the  $t_0$  parameter refers to the nominal output clock period.



# FLEX 10KE Embedded Programmable Logic Devices Data Sheet

Table 28. Interconnect Timing Microparameters     Note (1)								
Symbol	Parameter	Conditions						
t <sub>DIN2IOE</sub>	Delay from dedicated input pin to IOE control input	(7)						
t <sub>DIN2LE</sub>	Delay from dedicated input pin to LE or EAB control input	(7)						
t <sub>DCLK2IOE</sub>	Delay from dedicated clock pin to IOE clock	(7)						
t <sub>DCLK2LE</sub>	Delay from dedicated clock pin to LE or EAB clock	(7)						
t <sub>DIN2DATA</sub>	Delay from dedicated input or clock to LE or EAB data	(7)						
t <sub>SAMELAB</sub>	Routing delay for an LE driving another LE in the same LAB							
t <sub>SAMEROW</sub>	Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row	(7)						
t <sub>SAMECOLUMN</sub>	Routing delay for an LE driving an IOE in the same column	(7)						
t <sub>DIFFROW</sub>	Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row	(7)						
t <sub>TWOROWS</sub>	Routing delay for a row IOE or EAB driving an LE or EAB in a different row	(7)						
t <sub>LEPERIPH</sub>	Routing delay for an LE driving a control signal of an IOE via the peripheral control bus	(7)						
t <sub>LABCARRY</sub>	Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB							
t <sub>LABCASC</sub>	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB							

Table 29. External Timing Parameters									
Symbol	Parameter	Conditions							
t <sub>DRR</sub>	Register-to-register delay via four LEs, three row interconnects, and four local interconnects	(8)							
t <sub>INSU</sub>	Setup time with global clock at IOE register	(9)							
t <sub>INH</sub>	Hold time with global clock at IOE register	(9)							
tоитсо	Clock-to-output delay with global clock at IOE register	(9)							
t <sub>PCISU</sub>	Setup time with global clock for registers used in PCI designs	(9),(10)							
t <sub>PCIH</sub>	Hold time with global clock for registers used in PCI designs	(9),(10)							
t <sub>PCICO</sub>	Clock-to-output delay with global clock for registers used in PCI designs	(9),(10)							

Table 30. External Bidirectional Timing Parameters         Note (9)									
Symbol	Parameter	Conditions							
<sup>t</sup> insubidir	Setup time for bi-directional pins with global clock at same-row or same- column LE register								
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at same-row or same-column LE register								
t <sub>INH</sub>	Hold time with global clock at IOE register								
t <sub>OUTCOBIDIR</sub>	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 35 pF							
t <sub>XZBIDIR</sub>	Synchronous IOE output buffer disable delay	C1 = 35 pF							
t <sub>ZXBIDIR</sub>	Synchronous IOE output buffer enable delay, slow slew rate= off	C1 = 35 pF							

#### Notes to tables:

- (1) Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- (2) Operating conditions: VCCIO =  $3.3 \text{ V} \pm 10\%$  for commercial or industrial use.
- (3) Operating conditions: VCCIO = 2.5 V ±5% for commercial or industrial use in EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E, and EPF10K200S devices.
- (4) Operating conditions: VCCIO = 3.3 V.
- (5) Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- (6) EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- (7) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (8) Contact Altera Applications for test circuit specifications and test conditions.
- (9) This timing parameter is sample-tested only.
- (10) This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local Bus Specification, revision 2.2.

Figures 29 and 30 show the asynchronous and synchronous timing waveforms, respectively, or the EAB macroparameters in Tables 26 and 27.

EAB Asynchronous Read WE \_ a0 a2 Address a1 a3 – t<sub>EABAA</sub>t<sub>EABRCCOMB</sub> Data-Out d0 d3 d1 d2 **EAB Asynchronous Write** WE  $t_{EABWP}$ ► t<sub>EABWDH</sub> t<sub>EABWDSU</sub> × a din0 din1 Data-In t<sub>EABWASU</sub> t<sub>EABWAH</sub> t<sub>EABWCCOMB</sub> Address a0 a1 a2  $t_{EABDD}$ Data-Out din0 din1 dout2

### Figure 29. EAB Asynchronous Timing Waveforms

Figure 30. EAB Synchronous Timing Waveforms



# EAB Synchronous Write (EAB Output Registers Used)



# Tables 31 through 37 show EPF10K30E device internal and external timing parameters.

Table 31. EPF10K30E Device LE Timing Microparameters (Part 1 of 2)       Note (1)											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>LUT</sub>		0.7		0.8		1.1	ns				
t <sub>CLUT</sub>		0.5		0.6		0.8	ns				
t <sub>RLUT</sub>		0.6		0.7		1.0	ns				
t <sub>PACKED</sub>		0.3		0.4		0.5	ns				
t <sub>EN</sub>		0.6		0.8		1.0	ns				
t <sub>CICO</sub>		0.1		0.1		0.2	ns				
t <sub>CGEN</sub>		0.4		0.5		0.7	ns				

Table 33. EPF10K30E Device EAB Internal Microparameters       Note (1)								
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit	
	Min	Max	Min	Мах	Min	Мах		
t <sub>EABDATA1</sub>		1.7		2.0		2.3	ns	
t <sub>EABDATA1</sub>		0.6		0.7		0.8	ns	
t <sub>EABWE1</sub>		1.1		1.3		1.4	ns	
t <sub>EABWE2</sub>		0.4		0.4		0.5	ns	
t <sub>EABRE1</sub>		0.8		0.9		1.0	ns	
t <sub>EABRE2</sub>		0.4		0.4		0.5	ns	
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns	
t <sub>EABCO</sub>		0.3		0.3		0.4	ns	
t <sub>EABBYPASS</sub>		0.5		0.6		0.7	ns	
t <sub>EABSU</sub>	0.9		1.0		1.2		ns	
t <sub>EABH</sub>	0.4		0.4		0.5		ns	
t <sub>EABCLR</sub>	0.3		0.3		0.3		ns	
t <sub>AA</sub>		3.2		3.8		4.4	ns	
t <sub>WP</sub>	2.5		2.9		3.3		ns	
t <sub>RP</sub>	0.9		1.1		1.2		ns	
t <sub>WDSU</sub>	0.9		1.0		1.1		ns	
t <sub>WDH</sub>	0.1		0.1		0.1		ns	
t <sub>WASU</sub>	1.7		2.0		2.3		ns	
t <sub>WAH</sub>	1.8		2.1		2.4		ns	
t <sub>RASU</sub>	3.1		3.7		4.2		ns	
t <sub>RAH</sub>	0.2		0.2		0.2		ns	
t <sub>WO</sub>		2.5		2.9		3.3	ns	
t <sub>DD</sub>		2.5		2.9		3.3	ns	
t <sub>EABOUT</sub>		0.5		0.6		0.7	ns	
t <sub>EABCH</sub>	1.5		2.0		2.3		ns	
t <sub>EABCL</sub>	2.5		2.9		3.3		ns	

# FLEX 10KE Embedded Programmable Logic Devices Data Sheet

Table 43. EPF10K50E External Timing Parameters     Notes (1), (2)										
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		d Grade	Unit			
	Min	Мах	Min	Max	Min	Max				
t <sub>DRR</sub>		8.5		10.0		13.5	ns			
t <sub>INSU</sub>	2.7		3.2		4.3		ns			
t <sub>INH</sub>	0.0		0.0		0.0		ns			
t <sub>оитсо</sub>	2.0	4.5	2.0	5.2	2.0	7.3	ns			
t <sub>PCISU</sub>	3.0		4.2		-		ns			
t <sub>PCIH</sub>	0.0		0.0		-		ns			
t <sub>PCICO</sub>	2.0	6.0	2.0	7.7	-	-	ns			

 Table 44. EPF10K50E External Bidirectional Timing Parameters
 Notes (1), (2)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>INSUBIDIR</sub>	2.7		3.2		4.3		ns		
t <sub>INHBIDIR</sub>	0.0		0.0		0.0		ns		
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	5.2	2.0	7.3	ns		
t <sub>XZBIDIR</sub>		6.8		7.8		10.1	ns		
tZXBIDIR		6.8		7.8		10.1	ns		

#### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

Tables 45 through 51 show EPF10K100E device internal and external timing parameters.

Table 45. EPF10K100E Device LE Timing Microparameters       Note (1)										
Symbol	Symbol -1 Spee		-2 Spee	-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>LUT</sub>		0.7		1.0		1.5	ns			
t <sub>CLUT</sub>		0.5		0.7		0.9	ns			
t <sub>RLUT</sub>		0.6		0.8		1.1	ns			
t <sub>PACKED</sub>		0.3		0.4		0.5	ns			
t <sub>EN</sub>		0.2		0.3		0.3	ns			
t <sub>CICO</sub>		0.1		0.1		0.2	ns			
t <sub>CGEN</sub>		0.4		0.5		0.7	ns			

# FLEX 10KE Embedded Programmable Logic Devices Data Sheet

Table 54. EPF10K130E Device EAB Internal Microparameters (Part 2 of 2)       Note (1)										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>DD</sub>		1.5		2.0		2.6	ns			
t <sub>EABOUT</sub>		0.2		0.3		0.3	ns			
t <sub>EABCH</sub>	1.5		2.0		2.5		ns			
t <sub>EABCL</sub>	2.7		3.5		4.7		ns			

Table 55. EPF10K130E Device EAB Internal Timing Macroparameters       Note (1)									
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>EABAA</sub>		5.9		7.5		9.9	ns		
t <sub>EABRCOMB</sub>	5.9		7.5		9.9		ns		
t <sub>EABRCREG</sub>	5.1		6.4		8.5		ns		
t <sub>EABWP</sub>	2.7		3.5		4.7		ns		
t <sub>EABWCOMB</sub>	5.9		7.7		10.3		ns		
t <sub>EABWCREG</sub>	5.4		7.0		9.4		ns		
t <sub>EABDD</sub>		3.4		4.5		5.9	ns		
t <sub>EABDATACO</sub>		0.5		0.7		0.8	ns		
t <sub>EABDATASU</sub>	0.8		1.0		1.4		ns		
t <sub>EABDATAH</sub>	0.1		0.1		0.2		ns		
t <sub>EABWESU</sub>	1.1		1.4		1.9		ns		
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWDSU</sub>	1.0		1.3		1.7		ns		
t <sub>EABWDH</sub>	0.2		0.2		0.3		ns		
t <sub>EABWASU</sub>	4.1		5.1		6.8		ns		
t <sub>EABWAH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWO</sub>		3.4		4.5		5.9	ns		

Table 64. EPF10K200E External Timing Parameters       Notes (1), (2)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DRR</sub>		10.0		12.0		16.0	ns
t <sub>INSU</sub>	2.8		3.4		4.4		ns
t <sub>INH</sub>	0.0		0.0		0.0		ns
t <sub>оитсо</sub>	2.0	4.5	2.0	5.3	2.0	7.8	ns
t <sub>PCISU</sub>	3.0		6.2		-		ns
t <sub>PCIH</sub>	0.0		0.0		-		ns
t <sub>PCICO</sub>	2.0	6.0	2.0	8.9	-	-	ns

Table 65. EPF10K200E External Bidirectional Timing Parameters Notes (1), (2)

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	3.0		4.0		5.5		ns
t <sub>INHBIDIR</sub>	0.0		0.0		0.0		ns
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	5.3	2.0	7.8	ns
t <sub>XZBIDIR</sub>		8.1		9.5		13.0	ns
tZXBIDIR		8.1		9.5		13.0	ns

### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

Tables 66 through 79 show EPF10K50S and EPF10K200S device external timing parameters.

Table 66. EPF10K50S Device LE Timing Microparameters (Part 1 of 2)       Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>LUT</sub>		0.6		0.8		1.1	ns
t <sub>CLUT</sub>		0.5		0.6		0.8	ns
t <sub>RLUT</sub>		0.6		0.7		0.9	ns
t <sub>PACKED</sub>		0.2		0.3		0.4	ns
t <sub>EN</sub>		0.6		0.7		0.9	ns
t <sub>CICO</sub>		0.1		0.1		0.1	ns
t <sub>CGEN</sub>		0.4		0.5		0.6	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		1.7		2.4		3.2	ns
t <sub>EABDATA2</sub>		0.4		0.6		0.8	ns
t <sub>EABWE1</sub>		1.0		1.4		1.9	ns
t <sub>EABWE2</sub>		0.0		0.0		0.0	ns
t <sub>EABRE1</sub>		0.0		0.0		0.0	
t <sub>EABRE2</sub>		0.4		0.6		0.8	
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.8		1.1		1.5	ns
t <sub>EABBYPASS</sub>		0.0		0.0		0.0	ns
t <sub>EABSU</sub>	0.7		1.0		1.3		ns
t <sub>EABH</sub>	0.4		0.6		0.8		ns
t <sub>EABCLR</sub>	0.8		1.1		1.5		
t <sub>AA</sub>		2.0		2.8		3.8	ns
t <sub>WP</sub>	2.0		2.8		3.8		ns
t <sub>RP</sub>	1.0		1.4		1.9		
t <sub>WDSU</sub>	0.5		0.7		0.9		ns
t <sub>WDH</sub>	0.1		0.1		0.2		ns
t <sub>WASU</sub>	1.0		1.4		1.9		ns
t <sub>WAH</sub>	1.5		2.1		2.9		ns
t <sub>RASU</sub>	1.5		2.1		2.8		
t <sub>RAH</sub>	0.1		0.1		0.2		
t <sub>WO</sub>		2.1		2.9		4.0	ns
t <sub>DD</sub>		2.1		2.9		4.0	ns
t <sub>EABOUT</sub>		0.0		0.0		0.0	ns
t <sub>EABCH</sub>	1.5		2.0		2.5		ns
t <sub>EABCL</sub>	1.5		2.0		2.5		ns

Power Consumption	The supply power (P) for FLEX 10KE devices can be calculated with the following equation:						
	$P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$						
	The $I_{CCACTIVE}$ value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The $P_{IO}$ value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in <i>Application Note 74 (Evaluating Power for Altera Devices)</i> .						
	Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.						
	The $I_{CCACTIVE}$ value can be calculated with the following equation:						
	$I_{CCACTIVE} = K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$						
	Where:						
	<ul> <li>f<sub>MAX</sub> = Maximum operating frequency in MHz</li> <li>N = Total number of LEs used in the device</li> <li>tog<sub>LC</sub> = Average percent of LEs toggling at each clock (typically 12.5%)</li> <li>K = Constant</li> </ul>						
	Table of provides the constant (K) values for FLEX TOKE devices.						
	Table 80. FLEX 10KE K Constant Values						
	Device	K Value					
	EPF10K30E	4.5					
	EPF10K50E 4.8						
	EPF10K50S 4.5						
	EPF10K100E 4.5						
	EPF10K130E	4.6					
	EPF10K200E	4.8					

EPF10K200S

This calculation provides an  $I_{CC}$  estimate based on typical conditions with no output load. The actual  $I_{CC}$  should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

4.6

During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

SRAM configuration elements allow FLEX 10KE devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 85 ms and can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Before and during configuration, all I/O pins (except dedicated inputs, clock, or configuration pins) are pulled high by a weak pull-up resistor.

# **Programming Files**

Despite being function- and pin-compatible, FLEX 10KE devices are not programming- or configuration file-compatible with FLEX 10K or FLEX 10KA devices. A design therefore must be recompiled before it is transferred from a FLEX 10K or FLEX 10KA device to an equivalent FLEX 10KE device. This recompilation should be performed both to create a new programming or configuration file and to check design timing in FLEX 10KE devices, which has different timing characteristics than FLEX 10K or FLEX 10KA devices.

FLEX 10KE devices are generally pin-compatible with equivalent FLEX 10KA devices. In some cases, FLEX 10KE devices have fewer I/O pins than the equivalent FLEX 10KA devices. Table 81 shows which FLEX 10KE devices have fewer I/O pins than equivalent FLEX 10KA devices. However, power, ground, JTAG, and configuration pins are the same on FLEX 10KA and FLEX 10KE devices, enabling migration from a FLEX 10KA design to a FLEX 10KE design.