E·XFI

Altera - EPF10K130EQC240-3 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	832
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	186
Number of Gates	-
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k130eqc240-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Functional Description

Each FLEX 10KE device contains an enhanced embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a four-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—such as 8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10KE devices (as well as to and from device pins) are provided by the FastTrack Interconnect routing structure, which is a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect routing structure. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 0.9 ns and hold times of 0 ns. As outputs, these registers provide clock-to-output times as low as 3.0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Altera Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect routing structure at the same time.

The LUT and the register in the LE can be used independently (register packing). To support register packing, the LE has two outputs; one drives the local interconnect, and the other drives the FastTrack Interconnect routing structure. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect routing structure while the LUT drives the local interconnect, or vice versa.

Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 11 on page 22, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources.

Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

Asynchronous Preset

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.



Figure 13. FLEX 10KE LAB Connections to Row & Column Interconnect

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10KE devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. FLEX 10KE devices can also be configured using the JTAG pins through the BitBlaster or ByteBlasterMV download cable, or via hardware that uses the Jam[™] STAPL programming and test language. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. FLEX 10KE devices support the JTAG instructions shown in Table 15.

Table 15. FLEX 10KE JTAG Instructions					
JTAG Instruction	Description				
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.				
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.				
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.				
USERCODE	Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.				
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.				
ICR Instructions	These instructions are used when configuring a FLEX 10KE device via JTAG ports with a BitBlaster or ByteBlasterMV download cable, or using a Jam File (.jam) or Jam Byte-Code File (.jbc) via an embedded processor.				

The instruction register length of FLEX 10KE devices is 10 bits. The USERCODE register length in FLEX 10KE devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. Tables 16 and 17 show the boundary-scan register length and device IDCODE information for FLEX 10KE devices.

Table 16. FLEX 10KE Boundary-Scan Register Length				
Device	Boundary-Scan Register Length			
EPF10K30E	690			
EPF10K50E	798			
EPF10K50S				
EPF10K100E	1,050			
EPF10K130E	1,308			
EPF10K200E	1,446			
EPF10K200S				

Table 17. 32-Bit IDCODE for FLEX 10KE Devices Note (1)								
Device	IDCODE (32 Bits)							
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)				
EPF10K30E	0001	0001 0000 0011 0000	00001101110	1				
EPF10K50E EPF10K50S	0001	0001 0000 0101 0000	00001101110	1				
EPF10K100E	0010	0000 0001 0000 0000	00001101110	1				
EPF10K130E	0001	0000 0001 0011 0000	00001101110	1				
EPF10K200E EPF10K200S	0001	0000 0010 0000 0000	00001101110	1				

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10KE devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

Table 22	Table 22. FLEX 10KE 2.5-V Device DC Operating Conditions Notes (6), (7)						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IH}	High-level input voltage		$1.7, 0.5 \times V_{CCIO}$ (8)		5.75	V	
V _{IL}	Low-level input voltage		-0.5		0.8, 0.3 × V _{CCIO} <i>(8)</i>	V	
V _{OH}	3.3-V high-level TTL output voltage	I _{OH} = -8 mA DC, V _{CCIO} = 3.00 V <i>(</i> 9 <i>)</i>	2.4			V	
	3.3-V high-level CMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V <i>(</i> 9 <i>)</i>	V _{CCIO} – 0.2			V	
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V} (9)$	$0.9 imes V_{CCIO}$			V	
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V <i>(</i> 9 <i>)</i>	2.1			V	
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V <i>(9)</i>	2.0			V	
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (9)$	1.7			V	
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V <i>(10)</i>			0.45	V	
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (10)			0.2	V	
	3.3-V low-level PCI output voltage	I_{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (10)			$0.1 \times V_{CCIO}$	V	
	2.5-V low-level output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$			0.2	V	
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (10)			0.4	V	
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (10)			0.7	V	
I _I	Input pin leakage current	$V_{I} = V_{CCIOmax}$ to 0 V (11)	-10		10	μA	
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = V_{CCIOmax}$ to 0 V (11)	-10		10	μA	
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load, no toggling inputs		5		mA	
		V _I = ground, no load, no toggling inputs <i>(12)</i>		10		mA	
R _{CONF}	Value of I/O pin pull-	V _{CCIO} = 3.0 V (13)	20		50	k¾	
	up resistor before and during configuration	$V_{CCIO} = 2.3 V (13)$	30		80	k¾	





Figure 23. Output Drive Characteristics of FLEX 10KE Devices Note (1)

Note:

(1) These are transient (AC) currents.

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (*t*_{CO})
- Interconnect delay (t_{SAMEROW})
- **LE** look-up table delay (t_{LUT})
- **LE** register setup time (t_{SU})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Timing simulation and delay prediction are available with the Altera Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10KE device.



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Figure 25. FLEX 10KE Device LE Timing Model





Figure 28. Synchronous Bidirectional Pin External Timing Model

Tables 24 through 28 describe the FLEX 10KE device internal timing parameters. Tables 29 through 30 describe the FLEX 10KE external timing parameters and their symbols.

Table 24. LE Timing Microparameters (Part 1 of 2) Note (1)					
Symbol	Parameter	Condition			
t _{LUT}	LUT delay for data-in				
t _{CLUT}	LUT delay for carry-in				
t _{RLUT}	LUT delay for LE register feedback				
t _{PACKED}	Data-in to packed register delay				
t _{EN}	LE register enable delay				
t _{CICO}	Carry-in to carry-out delay				
t _{CGEN}	Data-in to carry-out delay				
t _{CGENR}	LE register feedback to carry-out delay				
t _{CASC}	Cascade-in to cascade-out delay				
t _C	LE register control signal delay				
t _{CO}	LE register clock-to-output delay				
t _{COMB}	Combinatorial delay				
t _{SU}	LE register setup time for data and enable signals before clock; LE register				
	recovery time after asynchronous clear, preset, or load				
t _H	LE register hold time for data and enable signals after clock				
t _{PRE}	LE register preset delay				

Table 24. LE Timing Microparameters (Part 2 of 2) Note (1)				
Symbol	Symbol Parameter			
t _{CLR}	LE register clear delay			
t _{CH}	Minimum clock high time from clock pin			
t _{CL}	Minimum clock low time from clock pin			

Table 25. IOE Timing Microparameters Note (1)					
Symbol	Parameter	Conditions			
t _{IOD}	IOE data delay				
t _{IOC}	IOE register control signal delay				
t _{IOCO}	IOE register clock-to-output delay				
t _{IOCOMB}	IOE combinatorial delay				
t _{IOSU}	IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear				
t _{IOH}	IOE register hold time for data and enable signals after clock				
t _{IOCLR}	IOE register clear time				
t _{OD1}	Output buffer and pad delay, slow slew rate = off, V_{CCIO} = 3.3 V	C1 = 35 pF (2)			
t _{OD2}	Output buffer and pad delay, slow slew rate = off, V_{CCIO} = 2.5 V	C1 = 35 pF (3)			
t _{OD3}	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)			
t _{XZ}	IOE output buffer disable delay				
t _{ZX1}	IOE output buffer enable delay, slow slew rate = off, V_{CCIO} = 3.3 V	C1 = 35 pF (2)			
t _{ZX2}	IOE output buffer enable delay, slow slew rate = off, V_{CCIO} = 2.5 V	C1 = 35 pF (3)			
t _{ZX3}	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)			
t _{INREG}	IOE input pad and buffer to IOE register delay				
t _{IOFD}	IOE register feedback delay				
t _{INCOMB}	IOE input pad and buffer to FastTrack Interconnect delay				

Table 28. Inte	connect Timing Microparameters Note (1)	
Symbol	Parameter	Conditions
t _{DIN2IOE}	Delay from dedicated input pin to IOE control input	(7)
t _{DIN2LE}	Delay from dedicated input pin to LE or EAB control input	(7)
t _{DCLK2IOE}	Delay from dedicated clock pin to IOE clock	(7)
t _{DCLK2LE}	Delay from dedicated clock pin to LE or EAB clock	(7)
t _{DIN2DATA}	Delay from dedicated input or clock to LE or EAB data	(7)
t _{SAMELAB}	Routing delay for an LE driving another LE in the same LAB	
t _{SAMEROW}	Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row	(7)
t _{SAMECOLUMN}	Routing delay for an LE driving an IOE in the same column	(7)
t _{DIFFROW}	Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row	(7)
t _{TWOROWS}	Routing delay for a row IOE or EAB driving an LE or EAB in a different row	(7)
t _{LEPERIPH}	Routing delay for an LE driving a control signal of an IOE via the peripheral control bus	(7)
t _{LABCARRY}	Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB	
t _{LABCASC}	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB	

Table 29. External Timing Parameters					
Symbol	Parameter	Conditions			
t _{DRR}	Register-to-register delay via four LEs, three row interconnects, and four local interconnects	(8)			
t _{INSU}	Setup time with global clock at IOE register	(9)			
t _{INH}	Hold time with global clock at IOE register	(9)			
t _{outco}	Clock-to-output delay with global clock at IOE register	(9)			
t _{PCISU}	Setup time with global clock for registers used in PCI designs	(9),(10)			
t _{PCIH}	Hold time with global clock for registers used in PCI designs	(9),(10)			
t _{PCICO}	Clock-to-output delay with global clock for registers used in PCI designs	(9),(10)			

Table 31. EPF10K30E Device LE Timing Microparameters (Part 2 of 2) Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{CGENR}		0.1		0.1		0.2	ns
t _{CASC}		0.6		0.8		1.0	ns
t _C		0.0		0.0		0.0	ns
t _{CO}		0.3		0.4		0.5	ns
t _{COMB}		0.4		0.4		0.6	ns
t _{SU}	0.4		0.6		0.6		ns
t _H	0.7		1.0		1.3		ns
t _{PRE}		0.8		0.9		1.2	ns
t _{CLR}		0.8		0.9		1.2	ns
t _{CH}	2.0		2.5		2.5		ns
t _{CL}	2.0		2.5		2.5		ns

Table 32. EPF10K30E Device IOE Timing Microparameters Note (1)									
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Мах			
t _{IOD}		2.4		2.8		3.8	ns		
t _{IOC}		0.3		0.4		0.5	ns		
t _{IOCO}		1.0		1.1		1.6	ns		
t _{IOCOMB}		0.0		0.0		0.0	ns		
t _{IOSU}	1.2		1.4		1.9		ns		
t _{IOH}	0.3		0.4		0.5		ns		
t _{IOCLR}		1.0		1.1		1.6	ns		
t _{OD1}		1.9		2.3		3.0	ns		
t _{OD2}		1.4		1.8		2.5	ns		
t _{OD3}		4.4		5.2		7.0	ns		
t _{XZ}		2.7		3.1		4.3	ns		
t _{ZX1}		2.7		3.1		4.3	ns		
t _{ZX2}		2.2		2.6		3.8	ns		
t _{ZX3}		5.2		6.0		8.3	ns		
t _{INREG}		3.4		4.1		5.5	ns		
t _{IOFD}		0.8		1.3		2.4	ns		
t _{INCOMB}		0.8		1.3		2.4	ns		

Table 35. EPF10K30E Device Interconnect Timing Microparameters Note (1)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{DIN2IOE}		1.8		2.4		2.9	ns			
t _{DIN2LE}		1.5		1.8		2.4	ns			
t _{DIN2DATA}		1.5		1.8		2.2	ns			
t _{DCLK2IOE}		2.2		2.6		3.0	ns			
t _{DCLK2LE}		1.5		1.8		2.4	ns			
t _{SAMELAB}		0.1		0.2		0.3	ns			
t _{SAMEROW}		2.0		2.4		2.7	ns			
t _{SAMECOLUMN}		0.7		1.0		0.8	ns			
t _{DIFFROW}		2.7		3.4		3.5	ns			
t _{TWOROWS}		4.7		5.8		6.2	ns			
t _{LEPERIPH}		2.7		3.4		3.8	ns			
t _{LABCARRY}		0.3		0.4		0.5	ns			
t _{LABCASC}		0.8		0.8		1.1	ns			

Table 36. EPF10K30E External Timing Parameters Notes (1), (2)										
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{DRR}		8.0		9.5		12.5	ns			
t _{INSU} (3)	2.1		2.5		3.9		ns			
t _{INH} (3)	0.0		0.0		0.0		ns			
t _{оитсо} (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns			
t _{INSU} (4)	1.1		1.5		-		ns			
t _{INH} (4)	0.0		0.0		-		ns			
t _{оитсо} (4)	0.5	3.9	0.5	4.9	-	-	ns			
t _{PCISU}	3.0		4.2		-		ns			
t _{PCIH}	0.0		0.0		-		ns			
t _{PCICO}	2.0	6.0	2.0	7.5	-	-	ns			

Tables 52 through 58 show EPF10K130E device internal and external timing parameters.

Table 52. EPF10K130E Device LE Timing Microparameters Note (1)										
Symbol	-1 Spee	-1 Speed Grade		ed Grade	-3 Speed Grade		Unit			
	Min	Max	Min	Мах	Min	Мах				
t _{LUT}		0.6		0.9		1.3	ns			
t _{CLUT}		0.6		0.8		1.0	ns			
t _{RLUT}		0.7		0.9		0.2	ns			
t _{PACKED}		0.3		0.5		0.6	ns			
t _{EN}		0.2		0.3		0.4	ns			
t _{CICO}		0.1		0.1		0.2	ns			
t _{CGEN}		0.4		0.6		0.8	ns			
t _{CGENR}		0.1		0.1		0.2	ns			
t _{CASC}		0.6		0.9		1.2	ns			
t _C		0.3		0.5		0.6	ns			
t _{CO}		0.5		0.7		0.8	ns			
t _{COMB}		0.3		0.5		0.6	ns			
t _{SU}	0.5		0.7		0.8		ns			
t _H	0.6		0.7		1.0		ns			
t _{PRE}		0.9		1.2		1.6	ns			
t _{CLR}		0.9		1.2		1.6	ns			
t _{CH}	1.5		1.5		2.5		ns			
t _{CL}	1.5		1.5		2.5		ns			

 Table 53. EPF10K130E Device IOE Timing Microparameters
 Note (1)

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{IOD}		1.3		1.5		2.0	ns
t _{IOC}		0.0		0.0		0.0	ns
t _{IOCO}		0.6		0.8		1.0	ns
t _{IOCOMB}		0.6		0.8		1.0	ns
t _{IOSU}	1.0		1.2		1.6		ns
t _{IOH}	0.9		0.9		1.4		ns
t _{IOCLR}		0.6		0.8		1.0	ns
t _{OD1}		2.8		4.1		5.5	ns
t _{OD2}		2.8		4.1		5.5	ns

Table 54. EPF10K130E Device EAB Internal Microparameters (Part 2 of 2) Note (1)											
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{DD}		1.5		2.0		2.6	ns				
t _{EABOUT}		0.2		0.3		0.3	ns				
t _{EABCH}	1.5		2.0		2.5		ns				
t _{EABCL}	2.7		3.5		4.7		ns				

Table 55. EPF10K130E Device EAB Internal Timing Macroparameters Note (1)										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{EABAA}		5.9		7.5		9.9	ns			
t _{EABRCOMB}	5.9		7.5		9.9		ns			
t _{EABRCREG}	5.1		6.4		8.5		ns			
t _{EABWP}	2.7		3.5		4.7		ns			
t _{EABWCOMB}	5.9		7.7		10.3		ns			
t _{EABWCREG}	5.4		7.0		9.4		ns			
t _{EABDD}		3.4		4.5		5.9	ns			
t _{EABDATACO}		0.5		0.7		0.8	ns			
t _{EABDATASU}	0.8		1.0		1.4		ns			
t _{EABDATAH}	0.1		0.1		0.2		ns			
t _{EABWESU}	1.1		1.4		1.9		ns			
t _{EABWEH}	0.0		0.0		0.0		ns			
t _{EABWDSU}	1.0		1.3		1.7		ns			
t _{EABWDH}	0.2		0.2		0.3		ns			
t _{EABWASU}	4.1		5.1		6.8		ns			
t _{EABWAH}	0.0		0.0		0.0		ns			
t _{EABWO}		3.4		4.5		5.9	ns			

Table 56. EPF10K130E Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		2.8		3.5		4.4	ns		
t _{DIN2LE}		0.7		1.2		1.6	ns		
t _{DIN2DATA}		1.6		1.9		2.2	ns		
t _{DCLK2IOE}		1.6		2.1		2.7	ns		
t _{DCLK2LE}		0.7		1.2		1.6	ns		
t _{SAMELAB}		0.1		0.2		0.2	ns		
t _{SAMEROW}		1.9		3.4		5.1	ns		
t _{SAMECOLUMN}		0.9		2.6		4.4	ns		
t _{DIFFROW}		2.8		6.0		9.5	ns		
t _{TWOROWS}		4.7		9.4		14.6	ns		
t _{LEPERIPH}		3.1		4.7		6.9	ns		
t _{LABCARRY}		0.6		0.8		1.0	ns		
t _{LABCASC}		0.9		1.2		1.6	ns		

Table 57. EPF10K130E External Timing ParametersNotes (1), (2)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{DRR}		9.0		12.0		16.0	ns			
t _{INSU} (3)	1.9		2.1		3.0		ns			
t _{INH} (3)	0.0		0.0		0.0		ns			
t _{оитсо} (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns			
t _{INSU} (4)	0.9		1.1		-		ns			
t _{INH} (4)	0.0		0.0		-		ns			
t _{оитсо} (4)	0.5	4.0	0.5	6.0	-	-	ns			
t _{PCISU}	3.0		6.2		-		ns			
t _{PCIH}	0.0		0.0		-		ns			
t _{PCICO}	2.0	6.0	2.0	6.9	-	-	ns			

Table 64. EPF10K200E External Timing Parameters Notes (1), (2)											
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{DRR}		10.0		12.0		16.0	ns				
t _{INSU}	2.8		3.4		4.4		ns				
t _{INH}	0.0		0.0		0.0		ns				
t _{оитсо}	2.0	4.5	2.0	5.3	2.0	7.8	ns				
t _{PCISU}	3.0		6.2		-		ns				
t _{PCIH}	0.0		0.0		-		ns				
t _{PCICO}	2.0	6.0	2.0	8.9	-	-	ns				

Table 65. EPF10K200E External Bidirectional Timing Parameters Notes (1), (2)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR}	3.0		4.0		5.5		ns		
t _{INHBIDIR}	0.0		0.0		0.0		ns		
t _{OUTCOBIDIR}	2.0	4.5	2.0	5.3	2.0	7.8	ns		
t _{XZBIDIR}		8.1		9.5		13.0	ns		
tZXBIDIR		8.1		9.5		13.0	ns		

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

Tables 66 through 79 show EPF10K50S and EPF10K200S device external timing parameters.

Table 66. EPF10K50S Device LE Timing Microparameters (Part 1 of 2) Note (1)											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t _{LUT}		0.6		0.8		1.1	ns				
t _{CLUT}		0.5		0.6		0.8	ns				
t _{RLUT}		0.6		0.7		0.9	ns				
t _{PACKED}		0.2		0.3		0.4	ns				
t _{EN}		0.6		0.7		0.9	ns				
t _{CICO}		0.1		0.1		0.1	ns				
t _{CGEN}		0.4		0.5		0.6	ns				

Power Consumption	The supply power (P) for FLEX 10KE devices can be calculated with the following equation:	
	$P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$	
	The $I_{CCACTIVE}$ value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in <i>Application Note 74 (Evaluating Power for Altera Devices)</i> .	
	Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.	
	The $I_{\mbox{\scriptsize CCACTIVE}}$ value can be calculated with the following equation:	
	$I_{CCACTIVE} = K \times \mathbf{f}_{MAX} \times N \times \mathbf{tog}_{LC} \times \frac{\mu A}{MHz \times LE}$	
	Where:	
	 f_{MAX} = Maximum operating frequency in MHz N = Total number of LEs used in the device tog_{LC} = Average percent of LEs toggling at each clock (typically 12.5%) K = Constant 	
	Table of provides the constant (K) values for FLEA TOKE devices.	
	Table 80. FLEX 10KE K Constant Values	
	Device	K Value
	EPF10K30E	4.5
	EPF10K50E	4.8
	EPF10K50S	4.5
	EPF10K100E	4.5
	EPF10K130E	4.6
	EPF10K200E	4.8

EPF10K200S

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

4.6