

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1248
Number of Logic Elements/Cells	9984
Total RAM Bits	98304
Number of I/O	470
Number of Gates	513000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	600-BGA
Supplier Device Package	600-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k200ebc600-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



For more information on FLEX device configuration, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- MasterBlaster Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)

FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information.

LE 1

LE 2

LE 8

To LAB Local Interconnect

Row Channels

At each intersection, six row channels can drive column channels.

Each LE can drive two row channels.

Each LE can switch interconnect access

with an LE in the adjacent LAB.

From Adjacent LAB To Adjacent LAB

Figure 13. FLEX 10KE LAB Connections to Row & Column Interconnect

28 Altera Corporation

To Other Rows

For improved routing, the row interconnect consists of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the full-length channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect routing structure resources available in each FLEX 10KE device.

Table 7. FLEX 10KE FastTrack Interconnect Resources								
Device	Rows	Channels per Row	Columns	Channels per Column				
EPF10K30E	6	216	36	24				
EPF10K50E EPF10K50S	10	216	36	24				
EPF10K100E	12	312	52	24				
EPF10K130E	16	312	52	32				
EPF10K200E EPF10K200S	24	312	52	48				

In addition to general-purpose I/O pins, FLEX 10KE devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Figure 14 shows the interconnection of adjacent LABs and EABs, with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.

Interconnect Clock Inputs 4 Dedicated Peripheral Inputs Control Bus OE Register 12 D ENA CLRN Chip-Wide Reset Chip-Wide Output Enable OE[7..0] (1) Programmable Delay Output Register (2) D Q CLK[1..0] ENA Open-Drain CLK[3..2] CLRN Output Slew-Rate ENA[5..0] Control VCC CLRN[1..0] Chip-Wide Reset Input Register (2) Б <u>vçc</u> ENA CLRN Chip-Wide Reset

Figure 15. FLEX 10KE Bidirectional I/O Registers

Row and Column 2 Dedicated

Note:

(1) All FLEX 10KE devices (except the EPF10K50E and EPF10K200E devices) have a programmable input delay buffer on the input path.

When dedicated inputs drive non-inverted and inverted peripheral clears, clock enables, and output enables, two signals on the peripheral control bus will be used.

Tables 8 and 9 list the sources for each peripheral control signal, and show how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals. The tables also show the rows that can drive global signals.

Peripheral Control Signal	EPF10K30E	EPF10K50E EPF10K50S	
OE0	Row A	Row A	
OE1	Row B	Row B	
OE2	Row C	Row D	
OE3	Row D	Row F	
OE4	Row E	Row H	
OE5	Row F	Row J	
CLKENA0/CLK0/GLOBAL0	Row A	Row A	
CLKENA1/OE6/GLOBAL1	Row B	Row C	
CLKENA2/CLR0	Row C	Row E	
CLKENA3/OE7/GLOBAL2	Row D	Row G	
CLKENA4/CLR1	Row E	Row I	
CLKENA5/CLK1/GLOBAL3	Row F	Row J	

Peripheral Control Signal	EPF10K100E	EPF10K130E	EPF10K200E EPF10K200S	
OE0	Row A	Row C	Row G	
OE1	Row C	Row E	Row I	
OE2	Row E	Row G	Row K	
OE3	Row L	Row N	Row R	
OE4	Row I	Row K	Row O	
OE5	Row K	Row M	Row Q	
CLKENA0/CLK0/GLOBAL0	Row F	Row H	Row L	
CLKENA1/OE6/GLOBAL1	Row D	Row F	Row J	
CLKENA2/CLR0	Row B	Row D	Row H	
CLKENA3/OE7/GLOBAL2	Row H	Row J	Row N	
CLKENA4/CLR1	Row J	Row L	Row P	
CLKENA5/CLK1/GLOBAL3	Row G	Row I	Row M	

Signals on the peripheral control bus can also drive the four global signals, referred to as <code>GLOBALO</code> through <code>GLOBALO</code> in Tables 8 and 9. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus, which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals. The dedicated input pin should be driven to a known logic state (such as ground) and not be allowed to float.

The chip-wide output enable pin is an active-high pin (DEV_OE) that can be used to tri-state all pins on the device. This option can be set in the Altera software. On EPF10K50E and EPF10K200E devices, the built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

Column-to-IOE Connections

When an IOE is used as an input, it can drive up to two separate column channels. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the column channels. Two IOEs connect to each side of the column channels. Each IOE can be driven by column channels via a multiplexer. The set of column channels is different for each IOE (see Figure 17).

Figure 17. FLEX 10KE Column-to-IOE Connections

The values for m and n are provided in Table 11.




Table 11 lists the FLEX 10KE column-to-IOE interconnect resources.

Table 11. FLEX 10KE Column-to-IOE Interconnect Resources								
Device	Channels per Column (n)	Column Channels per Pin (m)						
EPF10K30E	24	16						
EPF10K50E EPF10K50S	24	16						
EPF10K100E	24	16						
EPF10K130E	32	24						
EPF10K200E EPF10K200S	48	40						

ClockLock & ClockBoost Features

To support high-speed designs, FLEX 10KE devices offer optional ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) used to increase design speed and reduce resource usage. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by resource sharing within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply that clock on-device. Combined, the ClockLock and ClockBoost features provide significant improvements in system performance and bandwidth.

All FLEX 10KE devices, except EPF10K50E and EPF10K200E devices, support ClockLock and ClockBoost circuitry. EPF10K50S and EPF10K200S devices support this circuitry. Devices that support ClockLock and ClockBoost circuitry are distinguished with an "X" suffix in the ordering code; for instance, the EPF10K200SFC672-1X device supports this circuit.

The ClockLock and ClockBoost features in FLEX 10KE devices are enabled through the Altera software. External devices are not required to use these features. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins.

The ClockLock and ClockBoost circuitry locks onto the rising edge of the incoming clock. The circuit output can drive the clock inputs of registers only; the generated clock cannot be gated or inverted.

The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to the GCLK1 pin. In the Altera software, the GCLK1 pin can feed both the ClockLock and ClockBoost circuitry in the FLEX 10KE device. However, when both circuits are used, the other clock pin cannot be used.

PCI Pull-Up Clamping Diode Option

FLEX 10KE devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the $V_{\rm CCIO}$ value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When $V_{\rm CCIO}$ is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When $V_{\rm CCIO}$ is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which would allow a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects the falling edge of the output.

Open-Drain Output Option

FLEX 10KE devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- \mathbb{QR} plane.

MultiVolt I/O Interface

The FLEX 10KE device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10KE devices in all packages to interface with systems of differing supply voltages. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IH}	High-level input voltage		1.7, 0.5 × V _{CCIO} (8)		5.75	V
V _{IL}	Low-level input voltage		-0.5		0.8, 0.3 × V _{CCIO} (8)	V
V _{OH}	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (9)$	2.4			V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (9)$	V _{CCIO} – 0.2			V
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V } (9)$	0.9 × V _{CCIO}			V
	2.5-V high-level output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (9)$	2.1			V
		$I_{OH} = -1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (9)$	2.0			V
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (9)$	1.7			V
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (10)			0.45	V
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (10)			0.2	V
	3.3-V low-level PCI output voltage	I _{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (10)			0.1 × V _{CCIO}	V
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (10)			0.2	V
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (10)			0.4	V
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (10)			0.7	V
I _I	Input pin leakage current	$V_I = V_{CCIOmax}$ to 0 V (11)	-10		10	μA
I _{OZ}	Tri-stated I/O pin leakage current	$V_O = V_{CCIOmax}$ to 0 V (11)	-10		10	μA
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load, no toggling inputs		5		mA
		V _I = ground, no load, no toggling inputs (12)		10		mA
R _{CONF}	Value of I/O pin pull-	V _{CCIO} = 3.0 V (13)	20		50	k¾
	up resistor before and during configuration	V _{CCIO} = 2.3 V (13)	30		80	k¾

Figure 22 shows the required relationship between $V_{\rm CCIO}$ and $V_{\rm CCINT}$ for 3.3-V PCI compliance.




Figure 22. Relationship between V_{CCIO} & V_{CCINT} for 3.3-V PCI Compliance

Figure 23 shows the typical output drive characteristics of FLEX 10KE devices with 3.3-V and 2.5-V $V_{\rm CCIO}$. The output driver is compliant to the 3.3-V *PCI Local Bus Specification*, *Revision 2.2* (when VCCIO pins are connected to 3.3 V). FLEX 10KE devices with a -1 speed grade also comply with the drive strength requirements of the *PCI Local Bus Specification*, *Revision 2.2* (when VCCINT pins are powered with a minimum supply of 2.375 V, and VCCIO pins are connected to 3.3 V). Therefore, these devices can be used in open 5.0-V PCI systems.

Table 24. LE Timing Microparameters (Part 2 of 2) Note (1)					
Symbol	Parameter Condition				
t _{CLR}	LE register clear delay				
t _{CH}	Minimum clock high time from clock pin				
t_{CL}	Minimum clock low time from clock pin				

Table 25. 10	E Timing Microparameters Note (1)	
Symbol	Parameter	Conditions
t_{IOD}	IOE data delay	
t _{IOC}	IOE register control signal delay	
t _{IOCO}	IOE register clock-to-output delay	
t _{IOCOMB}	IOE combinatorial delay	
t _{IOSU}	IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear	
t _{IOH}	IOE register hold time for data and enable signals after clock	
t _{IOCLR}	IOE register clear time	
t _{OD1}	Output buffer and pad delay, slow slew rate = off, V _{CCIO} = 3.3 V	C1 = 35 pF (2)
t_{OD2}	Output buffer and pad delay, slow slew rate = off, V _{CCIO} = 2.5 V	C1 = 35 pF (3)
t _{OD3}	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)
t_{XZ}	IOE output buffer disable delay	
t _{ZX1}	IOE output buffer enable delay, slow slew rate = off, V _{CCIO} = 3.3 V	C1 = 35 pF (2)
t_{ZX2}	IOE output buffer enable delay, slow slew rate = off, V _{CCIO} = 2.5 V	C1 = 35 pF (3)
t _{ZX3}	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)
t _{INREG}	IOE input pad and buffer to IOE register delay	
t _{IOFD}	IOE register feedback delay	
t _{INCOMB}	IOE input pad and buffer to FastTrack Interconnect delay	

Symbol	Parameter	Conditions
t _{EABDATA1}	Data or address delay to EAB for combinatorial input	
t _{EABDATA2}	Data or address delay to EAB for registered input	
t _{EABWE1}	Write enable delay to EAB for combinatorial input	
t _{EABWE2}	Write enable delay to EAB for registered input	
t _{EABRE1}	Read enable delay to EAB for combinatorial input	
t _{EABRE2}	Read enable delay to EAB for registered input	
t _{EABCLK}	EAB register clock delay	
t _{EABCO}	EAB register clock-to-output delay	
t _{EABBYPASS}	Bypass register delay	
t _{EABSU}	EAB register setup time before clock	
t _{EABH}	EAB register hold time after clock	
t _{EABCLR}	EAB register asynchronous clear time to output delay	
t_{AA}	Address access delay (including the read enable to output delay)	
t _{WP}	Write pulse width	
t_{RP}	Read pulse width	
t _{WDSU}	Data setup time before falling edge of write pulse	(5)
t _{WDH}	Data hold time after falling edge of write pulse	(5)
t _{WASU}	Address setup time before rising edge of write pulse	(5)
t _{WAH}	Address hold time after falling edge of write pulse	(5)
t _{RASU}	Address setup time with respect to the falling edge of the read enable	
[‡] RAH	Address hold time with respect to the falling edge of the read enable	
^t wo	Write enable to data output valid delay	
t_{DD}	Data-in to data-out valid delay	
t _{EABOUT}	Data-out delay	
t _{EABCH}	Clock high time	
t _{EABCL}	Clock low time	

Table 30. External Bidirectional Timing Parameters Note (9)						
Symbol	Parameter	Conditions				
^t INSUBIDIR	Setup time for bi-directional pins with global clock at same-row or same-column LE register					
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at same-row or same-column LE register					
t _{INH}	Hold time with global clock at IOE register					
^t OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 35 pF				
t _{XZBIDIR}	Synchronous IOE output buffer disable delay	C1 = 35 pF				
t _{ZXBIDIR}	Synchronous IOE output buffer enable delay, slow slew rate= off	C1 = 35 pF				

Notes to tables:

- (1) Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- (2) Operating conditions: VCCIO = $3.3 \text{ V} \pm 10\%$ for commercial or industrial use.
- (3) Operating conditions: VCCIO = 2.5 V $\pm 5\%$ for commercial or industrial use in EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E, and EPF10K200S devices.
- (4) Operating conditions: VCCIO = 3.3 V.
- (5) Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- (6) EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- (7) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (8) Contact Altera Applications for test circuit specifications and test conditions.
- (9) This timing parameter is sample-tested only.
- (10) This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local Bus Specification, revision 2.2.

Table 38. EPF10K50E Device LE Timing Microparameters (Part 2 of 2) Note (1)								
Symbol	-1 Speed Grade -2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max		
t_H	0.9		1.0		1.4		ns	
t _{PRE}		0.5		0.6		0.8	ns	
t _{CLR}		0.5		0.6		0.8	ns	
t _{CH}	2.0		2.5		3.0		ns	
t_{CL}	2.0		2.5		3.0		ns	

Table 39. EPF10K50E Device IOE Timing Microparameters Note (1)								
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t_{IOD}		2.2		2.4		3.3	ns	
t _{IOC}		0.3		0.3		0.5	ns	
t_{IOCO}		1.0		1.0		1.4	ns	
t _{IOCOMB}		0.0		0.0		0.2	ns	
t _{IOSU}	1.0		1.2		1.7		ns	
t _{IOH}	0.3		0.3		0.5		ns	
t _{IOCLR}		0.9		1.0		1.4	ns	
t _{OD1}		0.8		0.9		1.2	ns	
t _{OD2}		0.3		0.4		0.7	ns	
t _{OD3}		3.0		3.5		3.5	ns	
t_{XZ}		1.4		1.7		2.3	ns	
t_{ZX1}		1.4		1.7		2.3	ns	
t_{ZX2}		0.9		1.2		1.8	ns	
t _{ZX3}		3.6		4.3		4.6	ns	
t _{INREG}		4.9		5.8		7.8	ns	
t _{IOFD}		2.8		3.3		4.5	ns	
t _{INCOMB}		2.8	_	3.3	_	4.5	ns	

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.7		2.0		2.7	ns
t _{EABDATA1}		0.6		0.7		0.9	ns
t _{EABWE1}		1.1		1.3		1.8	ns
t _{EABWE2}		0.4		0.4		0.6	ns
t _{EABRE1}		0.8		0.9		1.2	ns
t _{EABRE2}		0.4		0.4		0.6	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.3		0.3		0.5	ns
t _{EABBYPASS}		0.5		0.6		0.8	ns
t _{EABSU}	0.9		1.0		1.4		ns
t _{EABH}	0.4		0.4		0.6		ns
t _{EABCLR}	0.3		0.3		0.5		ns
t_{AA}		3.2		3.8		5.1	ns
t_{WP}	2.5		2.9		3.9		ns
t_{RP}	0.9		1.1		1.5		ns
t _{WDSU}	0.9		1.0		1.4		ns
t_{WDH}	0.1		0.1		0.2		ns
t _{WASU}	1.7		2.0		2.7		ns
t _{WAH}	1.8		2.1		2.9		ns
t _{RASU}	3.1		3.7		5.0		ns
t _{RAH}	0.2		0.2		0.3		ns
t_{WO}		2.5		2.9		3.9	ns
t_{DD}		2.5		2.9		3.9	ns
t _{EABOUT}		0.5		0.6		0.8	ns
t _{EABCH}	1.5		2.0		2.5		ns
t _{EABCL}	2.5		2.9		3.9		ns

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{CGENR}		0.1		0.1		0.2	ns
t _{CASC}		0.6		0.9		1.2	ns
t _C		0.8		1.0		1.4	ns
t _{CO}		0.6		0.8		1.1	ns
t _{COMB}		0.4		0.5		0.7	ns
t _{SU}	0.4		0.6		0.7		ns
t _H	0.5		0.7		0.9		ns
t _{PRE}		0.8		1.0		1.4	ns
t _{CLR}		0.8		1.0		1.4	ns
t _{CH}	1.5		2.0		2.5		ns
t_{CL}	1.5		2.0		2.5		ns

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t_{IOD}		1.7		2.0		2.6	ns
t_{IOC}		0.0		0.0		0.0	ns
t _{IOCO}		1.4		1.6		2.1	ns
t_{IOCOMB}		0.5		0.7		0.9	ns
t _{IOSU}	0.8		1.0		1.3		ns
t_{IOH}	0.7		0.9		1.2		ns
t _{IOCLR}		0.5		0.7		0.9	ns
t_{OD1}		3.0		4.2		5.6	ns
t_{OD2}		3.0		4.2		5.6	ns
t_{OD3}		4.0		5.5		7.3	ns
t_{XZ}		3.5		4.6		6.1	ns
t _{ZX1}		3.5		4.6		6.1	ns
t_{ZX2}		3.5		4.6		6.1	ns
t_{ZX3}		4.5	-	5.9	-	7.8	ns
t _{INREG}		2.0		2.6		3.5	ns
t _{IOFD}		0.5		0.8		1.2	ns
t _{INCOMB}		0.5		0.8		1.2	ns

Table 62. EPF10K200E Device EAB Internal Timing Macroparameters (Part 2 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{EABWCOMB}	6.7		8.1		10.7		ns		
t _{EABWCREG}	6.6		8.0		10.6		ns		
t _{EABDD}		4.0		5.1		6.7	ns		
t _{EABDATACO}		0.8		1.0		1.3	ns		
t _{EABDATASU}	1.3		1.6		2.1		ns		
t _{EABDATAH}	0.0		0.0		0.0		ns		
t _{EABWESU}	0.9		1.1		1.5		ns		
t _{EABWEH}	0.4		0.5		0.6		ns		
t _{EABWDSU}	1.5		1.8		2.4		ns		
t _{EABWDH}	0.0		0.0		0.0		ns		
t _{EABWASU}	3.0		3.6		4.7		ns		
t _{EABWAH}	0.4		0.5		0.7		ns		
t _{EABWO}		3.4		4.4		5.8	ns		

Table 63. EPF10K200E Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		4.2		4.6		5.7	ns		
t _{DIN2LE}		1.7		1.7		2.0	ns		
t _{DIN2DATA}		1.9		2.1		3.0	ns		
t _{DCLK2IOE}		2.5		2.9		4.0	ns		
t _{DCLK2LE}		1.7		1.7		2.0	ns		
t _{SAMELAB}		0.1		0.1		0.2	ns		
t _{SAMEROW}		2.3		2.6		3.6	ns		
t _{SAMECOLUMN}		2.5		2.7		4.1	ns		
t _{DIFFROW}		4.8		5.3		7.7	ns		
t _{TWOROWS}		7.1		7.9		11.3	ns		
t _{LEPERIPH}		7.0		7.6		9.0	ns		
t _{LABCARRY}		0.1		0.1		0.2	ns		
t _{LABCASC}		0.9		1.0		1.4	ns		

Table 64. EPF10K200E External Timing Parameters Notes (1), (2)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{DRR}		10.0		12.0		16.0	ns	
t _{INSU}	2.8		3.4		4.4		ns	
t _{INH}	0.0		0.0		0.0		ns	
t _{OUTCO}	2.0	4.5	2.0	5.3	2.0	7.8	ns	
t _{PCISU}	3.0		6.2		-		ns	
t _{PCIH}	0.0		0.0		-		ns	
t _{PCICO}	2.0	6.0	2.0	8.9	-	-	ns	

Table 65. EPF10K200E External Bidirectional Timing Parameters Notes (1), (2)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR}	3.0		4.0		5.5		ns		
t _{INHBIDIR}	0.0		0.0		0.0		ns		
t _{OUTCOBIDIR}	2.0	4.5	2.0	5.3	2.0	7.8	ns		
t _{XZBIDIR}		8.1		9.5		13.0	ns		
t _{ZXBIDIR}		8.1		9.5		13.0	ns		

Notes to tables:

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.

Tables 66 through 79 show EPF10K50S and EPF10K200S device external timing parameters.

Table 66. EPF10K50S Device LE Timing Microparameters (Part 1 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t_{LUT}		0.6		0.8		1.1	ns		
t _{CLUT}		0.5		0.6		0.8	ns		
t _{RLUT}		0.6		0.7		0.9	ns		
t _{PACKED}		0.2		0.3		0.4	ns		
t_{EN}		0.6		0.7		0.9	ns		
t _{CICO}		0.1		0.1		0.1	ns		
t _{CGEN}		0.4		0.5		0.6	ns		

Table 66. EPF10K50S Device LE Timing Microparameters (Part 2 of 2) Note (1)									
Symbol	-1 Spec	-1 Speed Grade		-2 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{CGENR}		0.1		0.1		0.1	ns		
t _{CASC}		0.5		0.8		1.0	ns		
$t_{\mathbb{C}}$		0.5		0.6		0.8	ns		
t_{CO}		0.6		0.6		0.7	ns		
t _{COMB}		0.3		0.4		0.5	ns		
t_{SU}	0.5		0.6		0.7		ns		
t_H	0.5		0.6		0.8		ns		
t _{PRE}		0.4		0.5		0.7	ns		
t _{CLR}		0.8		1.0		1.2	ns		
t _{CH}	2.0		2.5		3.0		ns		
t_{CL}	2.0		2.5		3.0		ns		

Table 67. EPF10K50S Device IOE Timing Microparameters Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t_{IOD}		1.3		1.3		1.9	ns		
t_{IOC}		0.3		0.4		0.4	ns		
t _{IOCO}		1.7		2.1		2.6	ns		
t _{IOCOMB}		0.5		0.6		0.8	ns		
t _{IOSU}	0.8		1.0		1.3		ns		
t _{IOH}	0.4		0.5		0.6		ns		
t _{IOCLR}		0.2		0.2		0.4	ns		
t _{OD1}		1.2		1.2		1.9	ns		
t _{OD2}		0.7		0.8		1.7	ns		
t_{OD3}		2.7		3.0		4.3	ns		
t_{XZ}		4.7		5.7		7.5	ns		
t_{ZX1}		4.7		5.7		7.5	ns		
t_{ZX2}		4.2		5.3		7.3	ns		
t_{ZX3}		6.2		7.5		9.9	ns		
t _{INREG}		3.5		4.2		5.6	ns		
t _{IOFD}		1.1		1.3		1.8	ns		
t _{INCOMB}		1.1		1.3		1.8	ns		