# E·XFL

#### Intel - EPF10K200SFC484-1 Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	1248
Number of Logic Elements/Cells	9984
Total RAM Bits	98304
Number of I/O	369
Number of Gates	513000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k200sfc484-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800
- Flexible package options
  - Available in a variety of packages with 144 to 672 pins, including the innovative FineLine BGA<sup>™</sup> packages (see Tables 3 and 4)
  - SameFrame<sup>™</sup> pin-out compatibility between FLEX 10KA and FLEX 10KE devices across a range of device densities and pin counts
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Table 3. FLEX 10KE Package Options & I/O Pin CountNotes (1), (2)											
Device	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356-Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600-Pin BGA	672-Pin FineLine BGA		
EPF10K30E	102	147		176		220			220 (3)		
EPF10K50E	102	147	189	191		254			254 (3)		
EPF10K50S	102	147	189	191	220	254			254 (3)		
EPF10K100E		147	189	191	274	338			338 (3)		
EPF10K130E			186		274	369		424	413		
EPF10K200E							470	470	470		
EPF10K200S			182		274	369	470	470	470		

#### Notes:

- (1) FLEX 10KE device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and 672-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.

#### **Embedded Array Block**

The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it is large and flexible, the EAB is suitable for functions such as multipliers, vector scalars, and error correction circuits. These functions can be combined in applications such as digital filters and microcontrollers.

Logic functions are implemented by programming the EAB with a readonly pattern during configuration, thereby creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of EABs. The large capacity of EABs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. For example, a single EAB can implement any function with 8 inputs and 16 outputs. Parameterized functions such as LPM functions can take advantage of the EAB automatically.

The FLEX 10KE EAB provides advantages over FPGAs, which implement on-board RAM as arrays of small, distributed RAM blocks. These small FPGA RAM blocks must be connected together to make RAM blocks of manageable size. The RAM blocks are connected together using multiplexers implemented with more logic blocks. These extra multiplexers cause extra delay, which slows down the RAM block. FPGA RAM blocks are also prone to routing problems because small blocks of RAM must be connected together to make larger blocks. In contrast, EABs can be used to implement large, dedicated blocks of RAM that eliminate these timing and routing concerns.

The FLEX 10KE enhanced EAB adds dual-port capability to the existing EAB structure. The dual-port structure is ideal for FIFO buffers with one or two clocks. The FLEX 10KE EAB can also support up to 16-bit-wide RAM blocks and is backward-compatible with any design containing FLEX 10K EABs. The FLEX 10KE EAB can act in dual-port or single-port mode. When in dual-port mode, separate clocks may be used for EAB read and write sections, which allows the EAB to be written and read at different rates. It also has separate synchronous clock enable signals for the EAB read and write sections, which allow independent control of these sections.



#### Figure 4. FLEX 10KE Device in Single-Port RAM Mode

#### Note:

(1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock. When used as RAM, each EAB can be configured in any of the following sizes:  $256 \times 16$ ,  $512 \times 8$ ,  $1,024 \times 4$ , or  $2,048 \times 2$  (see Figure 5).



Larger blocks of RAM are created by combining multiple EABs. For example, two  $256 \times 16$  RAM blocks can be combined to form a  $256 \times 32$  block; two  $512 \times 8$  RAM blocks can be combined to form a  $512 \times 16$  block (see Figure 6).





If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks of up to 2,048 words without impacting timing. The Altera software automatically combines EABs to meet a designer's RAM specifications.

#### Figure 7. FLEX 10KE LAB



#### Notes:

- (1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 22 inputs to the LAB local interconnect channel from the row; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 26.
- (2) EPF10K30E, EPF10K50E, and EPF10K50S devices have 30 LAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 34.

Figure 9 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.



Figure 9. FLEX 10KE Carry Chain Operation (n-Bit Full Adder)



#### Figure 11. FLEX 10KE LE Operating Modes









#### **Clearable Counter Mode**



### ClockLock & ClockBoost Features

To support high-speed designs, FLEX 10KE devices offer optional ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) used to increase design speed and reduce resource usage. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by resource sharing within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply that clock on-device. Combined, the ClockLock and ClockBoost features provide significant improvements in system performance and bandwidth.

All FLEX 10KE devices, except EPF10K50E and EPF10K200E devices, support ClockLock and ClockBoost circuitry. EPF10K50S and EPF10K200S devices support this circuitry. Devices that support Clock-Lock and ClockBoost circuitry are distinguished with an "X" suffix in the ordering code; for instance, the EPF10K200SFC672-1X device supports this circuit.

The ClockLock and ClockBoost features in FLEX 10KE devices are enabled through the Altera software. External devices are not required to use these features. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins.

The ClockLock and ClockBoost circuitry locks onto the rising edge of the incoming clock. The circuit output can drive the clock inputs of registers only; the generated clock cannot be gated or inverted.

The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to the GCLK1 pin. In the Altera software, the GCLK1 pin can feed both the ClockLock and ClockBoost circuitry in the FLEX 10KE device. However, when both circuits are used, the other clock pin cannot be used.

## IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10KE devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. FLEX 10KE devices can also be configured using the JTAG pins through the BitBlaster or ByteBlasterMV download cable, or via hardware that uses the Jam<sup>™</sup> STAPL programming and test language. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. FLEX 10KE devices support the JTAG instructions shown in Table 15.

Table 15. FLEX 10KE JTAG Instructions							
JTAG Instruction	Description						
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.						
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.						
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.						
USERCODE	Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.						
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.						
ICR Instructions	These instructions are used when configuring a FLEX 10KE device via JTAG ports with a BitBlaster or ByteBlasterMV download cable, or using a Jam File ( <b>.jam</b> ) or Jam Byte-Code File ( <b>.jbc</b> ) via an embedded processor.						

The instruction register length of FLEX 10KE devices is 10 bits. The USERCODE register length in FLEX 10KE devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. Tables 16 and 17 show the boundary-scan register length and device IDCODE information for FLEX 10KE devices.

Table 16. FLEX 10KE Boundary-Scan Register Length						
Device	Boundary-Scan Register Length					
EPF10K30E	690					
EPF10K50E	798					
EPF10K50S						
EPF10K100E	1,050					
EPF10K130E	1,308					
EPF10K200E EPF10K200S	1,446					



Figure 28. Synchronous Bidirectional Pin External Timing Model

Tables 24 through 28 describe the FLEX 10KE device internal timing parameters. Tables 29 through 30 describe the FLEX 10KE external timing parameters and their symbols.

Symbol	Parameter	Condition	
t <sub>LUT</sub>	LUT delay for data-in		
t <sub>CLUT</sub>	LUT delay for carry-in		
t <sub>RLUT</sub>	LUT delay for LE register feedback		
t <sub>PACKED</sub>	Data-in to packed register delay		
t <sub>EN</sub>	LE register enable delay		
t <sub>CICO</sub>	Carry-in to carry-out delay		
t <sub>CGEN</sub>	Data-in to carry-out delay		
t <sub>CGENR</sub>	LE register feedback to carry-out delay		
t <sub>CASC</sub>	Cascade-in to cascade-out delay		
t <sub>C</sub>	LE register control signal delay		
t <sub>CO</sub>	LE register clock-to-output delay		
t <sub>COMB</sub>	Combinatorial delay		
t <sub>SU</sub>	LE register setup time for data and enable signals before clock; LE register		
	recovery time after asynchronous clear, preset, or load		
t <sub>H</sub>	LE register hold time for data and enable signals after clock		
t <sub>PRE</sub>	LE register preset delay		

#### FLEX 10KE Embedded Programmable Logic Devices Data Sheet

Symbol	Symbol Parameter					
t <sub>DIN2IOE</sub>	Delay from dedicated input pin to IOE control input	(7)				
t <sub>DIN2LE</sub>	Delay from dedicated input pin to LE or EAB control input	(7)				
t <sub>DCLK2IOE</sub>	Delay from dedicated clock pin to IOE clock	(7)				
t <sub>DCLK2LE</sub>	Delay from dedicated clock pin to LE or EAB clock (7)					
t <sub>DIN2DATA</sub>	Delay from dedicated input or clock to LE or EAB data (7)					
t <sub>SAMELAB</sub>	Routing delay for an LE driving another LE in the same LAB					
t <sub>SAMEROW</sub>	Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row	(7)				
t <sub>SAMECOLUMN</sub>	Routing delay for an LE driving an IOE in the same column	(7)				
t <sub>DIFFROW</sub>	Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row	(7)				
t <sub>TWOROWS</sub>	Routing delay for a row IOE or EAB driving an LE or EAB in a different row	(7)				
t <sub>LEPERIPH</sub>	Routing delay for an LE driving a control signal of an IOE via the peripheral control bus	(7)				
t <sub>LABCARRY</sub>	Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB					
t <sub>LABCASC</sub>	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB					

Table 29. External Timing Parameters							
Symbol	Parameter	Conditions					
t <sub>DRR</sub>	Register-to-register delay via four LEs, three row interconnects, and four local interconnects	(8)					
t <sub>INSU</sub>	Setup time with global clock at IOE register	(9)					
t <sub>INH</sub>	Hold time with global clock at IOE register	(9)					
t <sub>outco</sub>	Clock-to-output delay with global clock at IOE register	(9)					
t <sub>PCISU</sub>	Setup time with global clock for registers used in PCI designs	(9),(10)					
t <sub>PCIH</sub>	Hold time with global clock for registers used in PCI designs	(9),(10)					
t <sub>PCICO</sub>	Clock-to-output delay with global clock for registers used in PCI designs	(9),(10)					

Figure 30. EAB Synchronous Timing Waveforms



#### EAB Synchronous Write (EAB Output Registers Used)



## Tables 31 through 37 show EPF10K30E device internal and external timing parameters.

Table 31. EPF10K30E Device LE Timing Microparameters (Part 1 of 2)       Note (1)								
Symbol	-1 Spee	ed Grade	Grade -2 Speed Grade		-3 Spee	d Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>LUT</sub>		0.7		0.8		1.1	ns	
t <sub>CLUT</sub>		0.5		0.6		0.8	ns	
t <sub>RLUT</sub>		0.6		0.7		1.0	ns	
t <sub>PACKED</sub>		0.3		0.4		0.5	ns	
t <sub>EN</sub>		0.6		0.8		1.0	ns	
t <sub>CICO</sub>		0.1		0.1		0.2	ns	
t <sub>CGEN</sub>		0.4		0.5		0.7	ns	

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		1.7		2.0		2.3	ns
t <sub>EABDATA1</sub>		0.6		0.7		0.8	ns
t <sub>EABWE1</sub>		1.1		1.3		1.4	ns
t <sub>EABWE2</sub>		0.4		0.4		0.5	ns
t <sub>EABRE1</sub>		0.8		0.9		1.0	ns
t <sub>EABRE2</sub>		0.4		0.4		0.5	ns
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.3		0.3		0.4	ns
t <sub>EABBYPASS</sub>		0.5		0.6		0.7	ns
t <sub>EABSU</sub>	0.9		1.0		1.2		ns
t <sub>EABH</sub>	0.4		0.4		0.5		ns
t <sub>EABCLR</sub>	0.3		0.3		0.3		ns
t <sub>AA</sub>		3.2		3.8		4.4	ns
t <sub>WP</sub>	2.5		2.9		3.3		ns
t <sub>RP</sub>	0.9		1.1		1.2		ns
t <sub>WDSU</sub>	0.9		1.0		1.1		ns
t <sub>WDH</sub>	0.1		0.1		0.1		ns
t <sub>WASU</sub>	1.7		2.0		2.3		ns
t <sub>WAH</sub>	1.8		2.1		2.4		ns
t <sub>RASU</sub>	3.1		3.7		4.2		ns
t <sub>RAH</sub>	0.2		0.2		0.2		ns
t <sub>WO</sub>		2.5		2.9		3.3	ns
t <sub>DD</sub>		2.5		2.9		3.3	ns
t <sub>EABOUT</sub>		0.5		0.6		0.7	ns
t <sub>EABCH</sub>	1.5		2.0		2.3		ns
t <sub>EABCL</sub>	2.5		2.9		3.3		ns

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABWCOMB</sub>	5.9		7.7		10.3		ns
t <sub>EABWCREG</sub>	5.4		7.0		9.4		ns
t <sub>EABDD</sub>		3.4		4.5		5.9	ns
t <sub>EABDATACO</sub>		0.5		0.7		0.8	ns
t <sub>EABDATASU</sub>	0.8		1.0		1.4		ns
t <sub>EABDATAH</sub>	0.1		0.1		0.2		ns
t <sub>EABWESU</sub>	1.1		1.4		1.9		ns
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns
t <sub>EABWDSU</sub>	1.0		1.3		1.7		ns
t <sub>EABWDH</sub>	0.2		0.2		0.3		ns
t <sub>EABWASU</sub>	4.1		5.2		6.8		ns
t <sub>EABWAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWO</sub>		3.4		4.5		5.9	ns

 Table 49. EPF10K100E Device Interconnect Timing Microparameters
 Note (1)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>DIN2IOE</sub>		3.1		3.6		4.4	ns		
t <sub>DIN2LE</sub>		0.3		0.4		0.5	ns		
t <sub>DIN2DATA</sub>		1.6		1.8		2.0	ns		
t <sub>DCLK2IOE</sub>		0.8		1.1		1.4	ns		
t <sub>DCLK2LE</sub>		0.3		0.4		0.5	ns		
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns		
t <sub>SAMEROW</sub>		1.5		2.5		3.4	ns		
t <sub>SAMECOLUMN</sub>		0.4		1.0		1.6	ns		
t <sub>DIFFROW</sub>		1.9		3.5		5.0	ns		
t <sub>TWOROWS</sub>		3.4		6.0		8.4	ns		
t <sub>LEPERIPH</sub>		4.3		5.4		6.5	ns		
t <sub>LABCARRY</sub>		0.5		0.7		0.9	ns		
t <sub>LABCASC</sub>		0.8		1.0		1.4	ns		

Tables 52 through 58 show EPF10K130E device internal and external timing parameters.

Table 52. EPF10K130E Device LE Timing Microparameters       Note (1)							
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Мах	
t <sub>LUT</sub>		0.6		0.9		1.3	ns
t <sub>CLUT</sub>		0.6		0.8		1.0	ns
t <sub>RLUT</sub>		0.7		0.9		0.2	ns
t <sub>PACKED</sub>		0.3		0.5		0.6	ns
t <sub>EN</sub>		0.2		0.3		0.4	ns
t <sub>CICO</sub>		0.1		0.1		0.2	ns
t <sub>CGEN</sub>		0.4		0.6		0.8	ns
t <sub>CGENR</sub>		0.1		0.1		0.2	ns
tCASC		0.6		0.9		1.2	ns
t <sub>C</sub>		0.3		0.5		0.6	ns
t <sub>CO</sub>		0.5		0.7		0.8	ns
t <sub>COMB</sub>		0.3		0.5		0.6	ns
t <sub>SU</sub>	0.5		0.7		0.8		ns
t <sub>H</sub>	0.6		0.7		1.0		ns
t <sub>PRE</sub>		0.9		1.2		1.6	ns
t <sub>CLR</sub>		0.9		1.2		1.6	ns
t <sub>CH</sub>	1.5		1.5		2.5		ns
t <sub>CL</sub>	1.5		1.5		2.5		ns

 Table 53. EPF10K130E Device IOE Timing Microparameters
 Note (1)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>IOD</sub>		1.3		1.5		2.0	ns	
t <sub>IOC</sub>		0.0		0.0		0.0	ns	
t <sub>IOCO</sub>		0.6		0.8		1.0	ns	
t <sub>IOCOMB</sub>		0.6		0.8		1.0	ns	
t <sub>IOSU</sub>	1.0		1.2		1.6		ns	
t <sub>IOH</sub>	0.9		0.9		1.4		ns	
t <sub>IOCLR</sub>		0.6		0.8		1.0	ns	
t <sub>OD1</sub>		2.8		4.1		5.5	ns	
t <sub>OD2</sub>		2.8		4.1		5.5	ns	

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Мах	
t <sub>EABWCOMB</sub>	6.7		8.1		10.7		ns
t <sub>EABWCREG</sub>	6.6		8.0		10.6		ns
t <sub>EABDD</sub>		4.0		5.1		6.7	ns
t <sub>EABDATACO</sub>		0.8		1.0		1.3	ns
t <sub>EABDATASU</sub>	1.3		1.6		2.1		ns
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWESU</sub>	0.9		1.1		1.5		ns
t <sub>EABWEH</sub>	0.4		0.5		0.6		ns
t <sub>EABWDSU</sub>	1.5		1.8		2.4		ns
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns
t <sub>EABWASU</sub>	3.0		3.6		4.7		ns
t <sub>EABWAH</sub>	0.4		0.5		0.7		ns
t <sub>EABWO</sub>		3.4		4.4		5.8	ns

 Table 63. EPF10K200E Device Interconnect Timing Microparameters
 Note (1)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>DIN2IOE</sub>		4.2		4.6		5.7	ns	
t <sub>DIN2LE</sub>		1.7		1.7		2.0	ns	
t <sub>DIN2DATA</sub>		1.9		2.1		3.0	ns	
t <sub>DCLK2IOE</sub>		2.5		2.9		4.0	ns	
t <sub>DCLK2LE</sub>		1.7		1.7		2.0	ns	
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns	
t <sub>SAMEROW</sub>		2.3		2.6		3.6	ns	
t <sub>SAMECOLUMN</sub>		2.5		2.7		4.1	ns	
t <sub>DIFFROW</sub>		4.8		5.3		7.7	ns	
t <sub>TWOROWS</sub>		7.1		7.9		11.3	ns	
t <sub>LEPERIPH</sub>		7.0		7.6		9.0	ns	
t <sub>LABCARRY</sub>		0.1		0.1		0.2	ns	
t <sub>LABCASC</sub>		0.9		1.0		1.4	ns	

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>CGENR</sub>		0.1		0.1		0.1	ns
t <sub>CASC</sub>		0.5		0.8		1.0	ns
t <sub>C</sub>		0.5		0.6		0.8	ns
t <sub>CO</sub>		0.6		0.6		0.7	ns
t <sub>COMB</sub>		0.3		0.4		0.5	ns
t <sub>SU</sub>	0.5		0.6		0.7		ns
t <sub>H</sub>	0.5		0.6		0.8		ns
t <sub>PRE</sub>		0.4		0.5		0.7	ns
t <sub>CLR</sub>		0.8		1.0		1.2	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>IOD</sub>		1.3		1.3		1.9	ns
t <sub>IOC</sub>		0.3		0.4		0.4	ns
t <sub>IOCO</sub>		1.7		2.1		2.6	ns
t <sub>IOCOMB</sub>		0.5		0.6		0.8	ns
t <sub>IOSU</sub>	0.8		1.0		1.3		ns
t <sub>IOH</sub>	0.4		0.5		0.6		ns
t <sub>IOCLR</sub>		0.2		0.2		0.4	ns
t <sub>OD1</sub>		1.2		1.2		1.9	ns
t <sub>OD2</sub>		0.7		0.8		1.7	ns
t <sub>OD3</sub>		2.7		3.0		4.3	ns
t <sub>XZ</sub>		4.7		5.7		7.5	ns
t <sub>ZX1</sub>		4.7		5.7		7.5	ns
t <sub>ZX2</sub>		4.2		5.3		7.3	ns
t <sub>ZX3</sub>		6.2		7.5		9.9	ns
t <sub>INREG</sub>		3.5		4.2		5.6	ns
t <sub>IOFD</sub>		1.1		1.3		1.8	ns
t <sub>INCOMB</sub>		1.1		1.3		1.8	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		1.7		2.4		3.2	ns
t <sub>EABDATA2</sub>		0.4		0.6		0.8	ns
t <sub>EABWE1</sub>		1.0		1.4		1.9	ns
t <sub>EABWE2</sub>		0.0		0.0		0.0	ns
t <sub>EABRE1</sub>		0.0		0.0		0.0	
t <sub>EABRE2</sub>		0.4		0.6		0.8	
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.8		1.1		1.5	ns
t <sub>EABBYPASS</sub>		0.0		0.0		0.0	ns
t <sub>EABSU</sub>	0.7		1.0		1.3		ns
t <sub>EABH</sub>	0.4		0.6		0.8		ns
t <sub>EABCLR</sub>	0.8		1.1		1.5		
t <sub>AA</sub>		2.0		2.8		3.8	ns
t <sub>WP</sub>	2.0		2.8		3.8		ns
t <sub>RP</sub>	1.0		1.4		1.9		
t <sub>WDSU</sub>	0.5		0.7		0.9		ns
t <sub>WDH</sub>	0.1		0.1		0.2		ns
twasu	1.0		1.4		1.9		ns
t <sub>WAH</sub>	1.5		2.1		2.9		ns
t <sub>RASU</sub>	1.5		2.1		2.8		
t <sub>RAH</sub>	0.1		0.1		0.2		
t <sub>WO</sub>		2.1		2.9		4.0	ns
t <sub>DD</sub>		2.1		2.9		4.0	ns
t <sub>EABOUT</sub>		0.0		0.0		0.0	ns
t <sub>EABCH</sub>	1.5		2.0		2.5		ns
t <sub>EABCL</sub>	1.5		2.0		2.5		ns

#### FLEX 10KE Embedded Programmable Logic Devices Data Sheet

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>LUT</sub>		0.7		0.8		1.2	ns
t <sub>CLUT</sub>		0.4		0.5		0.6	ns
t <sub>RLUT</sub>		0.5		0.7		0.9	ns
t <sub>PACKED</sub>		0.4		0.5		0.7	ns
t <sub>EN</sub>		0.6		0.5		0.6	ns
tcico		0.1		0.2		0.3	ns
t <sub>CGEN</sub>		0.3		0.4		0.6	ns
t <sub>CGENR</sub>		0.1		0.2		0.3	ns
t <sub>CASC</sub>		0.7		0.8		1.2	ns
t <sub>C</sub>		0.5		0.6		0.8	ns
<sup>t</sup> co		0.5		0.6		0.8	ns
tсомв		0.3		0.6		0.8	ns
t <sub>SU</sub>	0.4		0.6		0.7		ns
tн	1.0		1.1		1.5		ns
t <sub>PRE</sub>		0.4		0.6		0.8	ns
t <sub>CLR</sub>		0.5		0.6		0.8	ns
<sup>t</sup> CH	2.0		2.5		3.0		ns
ĊL	2.0		2.5		3.0		ns

 Table 74. EPF10K200S Device IOE Timing Microparameters (Part 1 of 2)
 Note (1)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>IOD</sub>		1.8		1.9		2.6	ns
t <sub>IOC</sub>		0.3		0.3		0.5	ns
t <sub>IOCO</sub>		1.7		1.9		2.6	ns
t <sub>IOCOMB</sub>		0.5		0.6		0.8	ns
t <sub>IOSU</sub>	0.8		0.9		1.2		ns
t <sub>IOH</sub>	0.4		0.8		1.1		ns
t <sub>IOCLR</sub>		0.2		0.2		0.3	ns
t <sub>OD1</sub>		1.3		0.7		0.9	ns
t <sub>OD2</sub>		0.8		0.2		0.4	ns
t <sub>OD3</sub>		2.9		3.0		3.9	ns
t <sub>XZ</sub>		5.0		5.3		7.1	ns
t <sub>ZX1</sub>		5.0		5.3		7.1	ns

To better reflect actual designs, the power model (and the constant K in the power calculation equations) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results when compared to measured power consumption for actual designs in segmented FPGAs.

Figure 31 shows the relationship between the current and operating frequency of FLEX 10KE devices.



Figure 31. FLEX 10KE I<sub>CCACTIVE</sub> vs. Operating Frequency (Part 1 of 2)