E·XFL

Altera - EPF10K200SRC240-1X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	182
Number of Gates	-
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-RQFP (32x32)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k200src240-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4. FLEX 10KE Package Sizes										
Device144- Pin208-Pin PQFP240-Pin PQFP256-Pin FineLine356- Pin FineLine484-Pin FineLine599-Pin PGA600- FineLineTQFPPQFPPQFP RQFPBGABGABGABGABGABGA										
Pitch (mm)	0.50	0.50	0.50	1.0	1.27	1.0	-	1.27	1.0	
Area (mm ²)	484	936	1,197	289	1,225	529	3,904	2,025	729	
$\begin{array}{l} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.6 × 30.6	34.6×34.6	17 × 17	35×35	23 × 23	62.5 × 62.5	45×45	27 × 27	

General Description

Altera FLEX 10KE devices are enhanced versions of FLEX 10K devices. Based on reconfigurable CMOS SRAM elements, the FLEX architecture incorporates all features necessary to implement common gate array megafunctions. With up to 200,000 typical gates, FLEX 10KE devices provide the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.

The ability to reconfigure FLEX 10KE devices enables 100% testing prior to shipment and allows the designer to focus on simulation and design verification. FLEX 10KE reconfigurability eliminates inventory management for gate array designs and generation of test vectors for fault coverage.

Table 5 shows FLEX 10KE performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Similar to the FLEX 10KE architecture, embedded gate arrays are the fastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional "sea-of-gates" architecture. Additionally, embedded gate arrays have dedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays reduce die area and increase speed when compared to standard gate arrays. While embedded megafunctions typically cannot be customized, FLEX 10KE devices are programmable, providing the designer with full control over embedded megafunctions and general logic, while facilitating iterative design changes during debugging.

Each FLEX 10KE device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), wide data-path manipulation, microcontroller applications, and datatransformation functions. The logic array performs the same function as the sea-of-gates in the gate array and is used to implement general logic such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

FLEX 10KE devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers the EPC1, EPC2, and EPC16 configuration devices, which configure FLEX 10KE devices via a serial data stream. Configuration data can also be downloaded from system RAM or via the Altera BitBlasterTM, ByteBlasterMVTM, or MasterBlaster download cables. After a FLEX 10KE device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 85 ms, real-time changes can be made during system operation.

FLEX 10KE devices contain an interface that permits microprocessors to configure FLEX 10KE devices serially or in-parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10KE device as memory and configure it by writing to a virtual memory location, making it easy to reconfigure the device.

For more information on FLEX device configuration, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- MasterBlaster Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)

FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information.

Figure 7. FLEX 10KE LAB



Notes:

- (1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 22 inputs to the LAB local interconnect channel from the row; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 26.
- (2) EPF10K30E, EPF10K50E, and EPF10K50S devices have 30 LAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 34.

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Altera Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect routing structure at the same time.

The LUT and the register in the LE can be used independently (register packing). To support register packing, the LE has two outputs; one drives the local interconnect, and the other drives the FastTrack Interconnect routing structure. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect routing structure while the LUT drives the local interconnect, or vice versa.

Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 11 on page 22, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources.

Table 9. Peripheral Bus Sources for EPF10K100E, EPF10K130E, EPF10K200E & EPF10K200S Devices									
Peripheral Control Signal	EPF10K100E	EPF10K130E	EPF10K200E EPF10K200S						
OE 0	Row A	Row C	Row G						
OE1	Row C	Row E	Row I						
OE 2	Row E	Row G	Row K						
OE 3	Row L	Row N	Row R						
OE 4	Row I	Row K	Row O						
OE5	Row K	Row M	Row Q						
CLKENA0/CLK0/GLOBAL0	Row F	Row H	Row L						
CLKENA1/OE6/GLOBAL1	Row D	Row F	Row J						
CLKENA2/CLR0	Row B	Row D	Row H						
CLKENA3/OE7/GLOBAL2	Row H	Row J	Row N						
CLKENA4/CLR1	Row J	Row L	Row P						
CLKENA5/CLK1/GLOBAL3	Row G	Row I	Row M						

Signals on the peripheral control bus can also drive the four global signals, referred to as GLOBAL0 through GLOBAL3 in Tables 8 and 9. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus, which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals. The dedicated input pin should be driven to a known logic state (such as ground) and not be allowed to float.

The chip-wide output enable pin is an active-high pin (DEV_OE) that can be used to tri-state all pins on the device. This option can be set in the Altera software. On EPF10K50E and EPF10K200E devices, the built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 19 shows the incoming and generated clock specifications.

Figure 19. Specifications for Incoming & Generated Clocks

The t_l parameter refers to the nominal input clock period; the t_0 parameter refers to the nominal output clock period.



The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V V_{CCINT} level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V_{CCIO} levels higher than 3.0 V achieve a faster timing delay of t_{OD2} instead of t_{OD1} .

Table 14. FLEX 10KE MultiVolt I/O Support									
V _{CCIO} (V) Input Signal (V) Output Signal (V)									
	2.5 3.3 5.0 2.5 3.3 5.0								
2.5	~	✓(1)	✓ (1)	~					
3.3 🗸 🗸 🏹 (1) 🏹 (2) 🗸 🗸									

Table 14 summarizes FLEX 10KE MultiVolt I/O support.

Notes:

(1) The PCI clamping diode must be disabled to drive an input with voltages higher than $V_{\rm CCIO}$.

(2) When V_{CCIO} = 3.3 V, a FLEX 10KE device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on FLEX 10KE devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a $V_{\rm IH}$ of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

Power Sequencing & Hot-Socketing

Because FLEX 10KE devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power planes can be powered in any order.

Signals can be driven into FLEX 10KE devices before and during power up without damaging the device. Additionally, FLEX 10KE devices do not drive out during power up. Once operating conditions are reached, FLEX 10KE devices operate as specified by the user.

Generic Testing

Each FLEX 10KE device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for FLEX 10KE devices are made under conditions equivalent to those shown in Figure 21. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 21. FLEX 10KE AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V devices or outputs. Numbers without brackets are for 3.3-V. devices or outputs.



Operating Conditions

Tables 19 through 23 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V FLEX 10KE devices.

Table 19	Table 19. FLEX 10KE 2.5-V Device Absolute Maximum Ratings Note (1)											
Symbol	Parameter	Conditions	Min	Max	Unit							
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	3.6	V							
V _{CCIO}			-0.5	4.6	V							
VI	DC input voltage		-2.0	5.75	V							
IOUT	DC output current, per pin		-25	25	mA							
T _{STG}	Storage temperature	No bias	-65	150	°C							
T _{AMB}	Ambient temperature	Under bias	-65	135	°C							
TJ	Junction temperature	PQFP, TQFP, BGA, and FineLine BGA		135	°C							
		packages, under blas										
		Ceramic PGA packages, under bias		150	°C							



Figure 26. FLEX 10KE Device IOE Timing Model

Figure 27. FLEX 10KE Device EAB Timing Model



Table 27. EAI	B Timing Macroparameters Note (1), (6)						
Symbol	Parameter	Conditions					
t _{EABAA}	EAB address access delay						
t _{EABRCCOMB}	EAB asynchronous read cycle time						
t _{EABRCREG}	EAB synchronous read cycle time						
t _{EABWP}	EAB write pulse width						
t _{EABWCCOMB}	EAB asynchronous write cycle time						
t _{EABWCREG}	EAB synchronous write cycle time						
t _{EABDD}	EAB data-in to data-out valid delay						
t _{EABDATACO}	EAB clock-to-output delay when using output registers						
t _{EABDATASU}	EAB data/address setup time before clock when using input register						
t _{EABDATAH}	EAB data/address hold time after clock when using input register						
t _{EABWESU}	EAB WE setup time before clock when using input register						
t _{EABWEH}	EAB WE hold time after clock when using input register						
t _{EABWDSU}	EAB data setup time before falling edge of write pulse when not using input registers						
t _{EABWDH}	EAB data hold time after falling edge of write pulse when not using input registers						
t _{EABWASU}	EAB address setup time before rising edge of write pulse when not using						
t _{EABWAH}	EAB address hold time after falling edge of write pulse when not using input registers						
t _{EABWO}	EAB write enable to data output valid delay						

Figure 30. EAB Synchronous Timing Waveforms



EAB Synchronous Write (EAB Output Registers Used)



Tables 31 through 37 show EPF10K30E device internal and external timing parameters.

Table 31. EPF10K30E Device LE Timing Microparameters (Part 1 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{LUT}		0.7		0.8		1.1	ns		
t _{CLUT}		0.5		0.6		0.8	ns		
t _{RLUT}		0.6		0.7		1.0	ns		
t _{PACKED}		0.3		0.4		0.5	ns		
t _{EN}		0.6		0.8		1.0	ns		
t _{CICO}		0.1		0.1		0.2	ns		
t _{CGEN}		0.4		0.5		0.7	ns		

Table 31. EPF10K30E Device LE Timing Microparameters (Part 2 of 2) Note (1)								
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit	
	Min	Max	Min	Max	Min	Max]	
t _{CGENR}		0.1		0.1		0.2	ns	
t _{CASC}		0.6		0.8		1.0	ns	
t _C		0.0		0.0		0.0	ns	
t _{CO}		0.3		0.4		0.5	ns	
t _{COMB}		0.4		0.4		0.6	ns	
t _{SU}	0.4		0.6		0.6		ns	
t _H	0.7		1.0		1.3		ns	
t _{PRE}		0.8		0.9		1.2	ns	
t _{CLR}		0.8		0.9		1.2	ns	
t _{CH}	2.0		2.5		2.5		ns	
t _{CL}	2.0		2.5		2.5		ns	

Table 32. EPF10K30E Device IOE Timing Microparameters Note (1)								
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit	
	Min	Max	Min	Max	Min	Мах		
t _{IOD}		2.4		2.8		3.8	ns	
t _{IOC}		0.3		0.4		0.5	ns	
t _{IOCO}		1.0		1.1		1.6	ns	
t _{IOCOMB}		0.0		0.0		0.0	ns	
t _{IOSU}	1.2		1.4		1.9		ns	
t _{IOH}	0.3		0.4		0.5		ns	
t _{IOCLR}		1.0		1.1		1.6	ns	
t _{OD1}		1.9		2.3		3.0	ns	
t _{OD2}		1.4		1.8		2.5	ns	
t _{OD3}		4.4		5.2		7.0	ns	
t _{XZ}		2.7		3.1		4.3	ns	
t _{ZX1}		2.7		3.1		4.3	ns	
t _{ZX2}		2.2		2.6		3.8	ns	
t _{ZX3}		5.2		6.0		8.3	ns	
t _{INREG}		3.4		4.1		5.5	ns	
t _{IOFD}		0.8		1.3		2.4	ns	
t _{INCOMB}		0.8		1.3		2.4	ns	

Symbol	-1 Speed Grade		-2 Spee	ed Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.7		2.0		2.3	ns
t _{EABDATA1}		0.6		0.7		0.8	ns
t _{EABWE1}		1.1		1.3		1.4	ns
t _{EABWE2}		0.4		0.4		0.5	ns
t _{EABRE1}		0.8		0.9		1.0	ns
t _{EABRE2}		0.4		0.4		0.5	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.3		0.3		0.4	ns
t _{EABBYPASS}		0.5		0.6		0.7	ns
t _{EABSU}	0.9		1.0		1.2		ns
t _{EABH}	0.4		0.4		0.5		ns
t _{EABCLR}	0.3		0.3		0.3		ns
t _{AA}		3.2		3.8		4.4	ns
t _{WP}	2.5		2.9		3.3		ns
t _{RP}	0.9		1.1		1.2		ns
t _{WDSU}	0.9		1.0		1.1		ns
t _{WDH}	0.1		0.1		0.1		ns
t _{WASU}	1.7		2.0		2.3		ns
t _{WAH}	1.8		2.1		2.4		ns
t _{RASU}	3.1		3.7		4.2		ns
t _{RAH}	0.2		0.2		0.2		ns
t _{WO}		2.5		2.9		3.3	ns
t _{DD}		2.5		2.9		3.3	ns
t _{EABOUT}		0.5		0.6		0.7	ns
t _{EABCH}	1.5		2.0		2.3		ns
t _{EABCL}	2.5		2.9		3.3		ns

Table 34. EPF10K30E Device EAB Internal Timing Macroparameters Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		6.4		7.6		8.8	ns
t _{EABRCOMB}	6.4		7.6		8.8		ns
t _{EABRCREG}	4.4		5.1		6.0		ns
t _{EABWP}	2.5		2.9		3.3		ns
t _{EABWCOMB}	6.0		7.0		8.0		ns
t _{EABWCREG}	6.8		7.8		9.0		ns
t _{EABDD}		5.7		6.7		7.7	ns
t _{EABDATACO}		0.8		0.9		1.1	ns
t _{EABDATASU}	1.5		1.7		2.0		ns
t _{EABDATAH}	0.0		0.0		0.0		ns
t _{EABWESU}	1.3		1.4		1.7		ns
t _{EABWEH}	0.0		0.0		0.0		ns
t _{EABWDSU}	1.5		1.7		2.0		ns
t _{EABWDH}	0.0		0.0		0.0		ns
t _{EABWASU}	3.0		3.6		4.3		ns
t _{EABWAH}	0.5		0.5		0.4		ns
t _{EABWO}		5.1		6.0		6.8	ns

Table 47. EPF10K100E Device EAB Internal Microparameters Note (1)								
Symbol	-1 Spee	ed Grade	-2 Spee	ed Grade	-3 Spee	ed Grade	Unit	
	Min	Max	Min	Max	Min	Мах		
t _{EABDATA1}		1.5		2.0		2.6	ns	
t _{EABDATA1}		0.0		0.0		0.0	ns	
t _{EABWE1}		1.5		2.0		2.6	ns	
t _{EABWE2}		0.3		0.4		0.5	ns	
t _{EABRE1}		0.3		0.4		0.5	ns	
t _{EABRE2}		0.0		0.0		0.0	ns	
t _{EABCLK}		0.0		0.0		0.0	ns	
t _{EABCO}		0.3		0.4		0.5	ns	
t _{EABBYPASS}		0.1		0.1		0.2	ns	
t _{EABSU}	0.8		1.0		1.4		ns	
t _{EABH}	0.1		0.1		0.2		ns	
t _{EABCLR}	0.3		0.4		0.5		ns	
t _{AA}		4.0		5.1		6.6	ns	
t _{WP}	2.7		3.5		4.7		ns	
t _{RP}	1.0		1.3		1.7		ns	
t _{WDSU}	1.0		1.3		1.7		ns	
t _{WDH}	0.2		0.2		0.3		ns	
t _{WASU}	1.6		2.1		2.8		ns	
t _{WAH}	1.6		2.1		2.8		ns	
t _{RASU}	3.0		3.9		5.2		ns	
t _{RAH}	0.1		0.1		0.2		ns	
t _{WO}		1.5		2.0		2.6	ns	
t _{DD}		1.5		2.0		2.6	ns	
t _{EABOUT}		0.2		0.3		0.3	ns	
t _{EABCH}	1.5		2.0		2.5		ns	
t _{EABCL}	2.7		3.5		4.7		ns	

Table 48. EPF10K100E Device EAB Internal Timing Macroparameters (Part 1 of

2		111
11	ΝΟΤΑ	(
<u>~</u>)	NOIC	(י)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		5.9		7.6		9.9	ns
t _{EABRCOMB}	5.9		7.6		9.9		ns
t _{EABRCREG}	5.1		6.5		8.5		ns
t _{EABWP}	2.7		3.5		4.7		ns

Table 50. EPF10K100E External Timing Parameters Notes (1), (2)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		9.0		12.0		16.0	ns
t _{INSU} (3)	2.0		2.5		3.3		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns
t _{INSU} (4)	2.0		2.2		-		ns
t _{INH} (4)	0.0		0.0		-		ns
t _{оитсо} (4)	0.5	3.0	0.5	4.6	-	-	ns
t _{PCISU}	3.0		6.2		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	6.9	_	_	ns

 Table 51. EPF10K100E External Bidirectional Timing Parameters
 Notes (1), (2)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (3)	1.7		2.5		3.3		ns
t _{INHBIDIR} (3)	0.0		0.0		0.0		ns
t _{INSUBIDIR} (4)	2.0		2.8		-		ns
t _{INHBIDIR} (4)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns
t _{XZBIDIR} (3)		5.6		7.5		10.1	ns
t _{ZXBIDIR} (3)		5.6		7.5		10.1	ns
t _{OUTCOBIDIR} (4)	0.5	3.0	0.5	4.6	-	-	ns
t _{XZBIDIR} (4)		4.6		6.5		-	ns
t _{ZXBIDIR} (4)		4.6		6.5		-	ns

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 52 through 58 show EPF10K130E device internal and external timing parameters.

Table 52. EPF10K130E Device LE Timing Microparameters Note (1)							
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Мах	
t _{LUT}		0.6		0.9		1.3	ns
t _{CLUT}		0.6		0.8		1.0	ns
t _{RLUT}		0.7		0.9		0.2	ns
t _{PACKED}		0.3		0.5		0.6	ns
t _{EN}		0.2		0.3		0.4	ns
t _{CICO}		0.1		0.1		0.2	ns
t _{CGEN}		0.4		0.6		0.8	ns
t _{CGENR}		0.1		0.1		0.2	ns
t _{CASC}		0.6		0.9		1.2	ns
t _C		0.3		0.5		0.6	ns
t _{CO}		0.5		0.7		0.8	ns
t _{COMB}		0.3		0.5		0.6	ns
t _{SU}	0.5		0.7		0.8		ns
t _H	0.6		0.7		1.0		ns
t _{PRE}		0.9		1.2		1.6	ns
t _{CLR}		0.9		1.2		1.6	ns
t _{CH}	1.5		1.5		2.5		ns
t _{CL}	1.5		1.5		2.5		ns

 Table 53. EPF10K130E Device IOE Timing Microparameters
 Note (1)

			i		i		1
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{IOD}		1.3		1.5		2.0	ns
t _{IOC}		0.0		0.0		0.0	ns
t _{IOCO}		0.6		0.8		1.0	ns
t _{IOCOMB}		0.6		0.8		1.0	ns
t _{IOSU}	1.0		1.2		1.6		ns
t _{IOH}	0.9		0.9		1.4		ns
t _{IOCLR}		0.6		0.8		1.0	ns
t _{OD1}		2.8		4.1		5.5	ns
t _{OD2}		2.8		4.1		5.5	ns

To better reflect actual designs, the power model (and the constant K in the power calculation equations) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results when compared to measured power consumption for actual designs in segmented FPGAs.

Figure 31 shows the relationship between the current and operating frequency of FLEX 10KE devices.



Figure 31. FLEX 10KE I_{CCACTIVE} vs. Operating Frequency (Part 1 of 2)

Device Pin-Outs	See the Altera web site (http://www.altera.com) or the Altera Digital Library for pin-out information.
Revision History	The information contained in the <i>FLEX 10KE Embedded Programmable Logic Data Sheet</i> version 2.5 supersedes information published in previous versions.
	Version 2.5
	The following changes were made to the <i>FLEX 10KE Embedded Programmable Logic Data Sheet</i> version 2.5:
	 <i>Note (1)</i> added to Figure 23. Text added to "I/O Element" section on page 34. Updated Table 22.
	Version 2.4
	The following changes were made to the FLEX 10KE Embedded

Programmable Logic Data Sheet version 2.4: updated text on page 34 and page 63.