# E·XFL

# Intel - EPF10K200SRC240-3 Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

## Details

Product Status	Obsolete
Number of LABs/CLBs	1248
Number of Logic Elements/Cells	9984
Total RAM Bits	98304
Number of I/O	182
Number of Gates	513000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-RQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k200src240-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4. FLEX 10KE Package Sizes											
Device	144- Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356- Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600- Pin BGA	672-Pin FineLine BGA		
Pitch (mm)	0.50	0.50	0.50	1.0	1.27	1.0	-	1.27	1.0		
Area (mm <sup>2</sup> )	484	936	1,197	289	1,225	529	3,904	2,025	729		
$\begin{array}{l} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.6 × 30.6	34.6×34.6	17 × 17	35×35	23 × 23	62.5 × 62.5	45×45	27 × 27		

# General Description

Altera FLEX 10KE devices are enhanced versions of FLEX 10K devices. Based on reconfigurable CMOS SRAM elements, the FLEX architecture incorporates all features necessary to implement common gate array megafunctions. With up to 200,000 typical gates, FLEX 10KE devices provide the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.

The ability to reconfigure FLEX 10KE devices enables 100% testing prior to shipment and allows the designer to focus on simulation and design verification. FLEX 10KE reconfigurability eliminates inventory management for gate array designs and generation of test vectors for fault coverage.

Table 5 shows FLEX 10KE performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

#### LE Operating Modes

The FLEX 10KE LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.



# Figure 11. FLEX 10KE LE Operating Modes









#### **Clearable Counter Mode**



#### **Clearable Counter Mode**

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is AND ed with a synchronous clear signal.

#### Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

#### Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the Altera Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

#### **Asynchronous Clear**

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

#### **Asynchronous Preset**

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

#### **Asynchronous Preset & Clear**

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

#### Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

#### **Asynchronous Load with Preset**

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

#### Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel (see Figure 16).

## Figure 16. FLEX 10KE Row-to-IOE Connections The values for m and n are provided in Table 10.

IOE1 m Row FastTrack



Table 10 lists the	FLEX 10KE row-to	o-IOE interconnect resources.
--------------------	------------------	-------------------------------

Table 10. FLEX 10KE Row-to-IOE Interconnect Resources									
Device	Channels per Row (n)	Row Channels per Pin (m)							
EPF10K30E	216	27							
EPF10K50E	216	27							
EPF10K50S									
EPF10K100E	312	39							
EPF10K130E	312	39							
EPF10K200E EPF10K200S	312	39							

 $\bigcirc$ 

Column-to-IOE Connections

When an IOE is used as an input, it can drive up to two separate column channels. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the column channels. Two IOEs connect to each side of the column channels. Each IOE can be driven by column channels via a multiplexer. The set of column channels is different for each IOE (see Figure 17).



The values for m and n are provided in Table 11.



#### Table 11 lists the FLEX 10KE column-to-IOE interconnect resources.

Table 11. FLEX 10KE Column-to-IOE Interconnect Resources									
Device	Channels per Column (n)	Column Channels per Pin (m)							
EPF10K30E	24	16							
EPF10K50E EPF10K50S	24	16							
EPF10K100E	24	16							
EPF10K130E	32	24							
EPF10K200E EPF10K200S	48	40							

### SameFrame Pin-Outs FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 18).





Printed Circuit Board Designed for 672-Pin FineLine BGA Package



 

 256-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements)
 672-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

#### ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 19 shows the incoming and generated clock specifications.

#### Figure 19. Specifications for Incoming & Generated Clocks

The  $t_l$  parameter refers to the nominal input clock period; the  $t_0$  parameter refers to the nominal output clock period.



Table 13. ClockLock & ClockBoost Parameters for -2 Speed-Grade Devices										
Symbol	Parameter	Condition	Min	Тур	Max	Unit				
t <sub>R</sub>	Input rise time				5	ns				
t <sub>F</sub>	Input fall time				5	ns				
t <sub>INDUTY</sub>	Input duty cycle		40		60	%				
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		75	MHz				
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		37.5	MHz				
f <sub>CLKDEV</sub>	Input deviation from user specification in the MAX+PLUS II software (1)				25,000 (2)	PPM				
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)				100	ps				
t <sub>LOCK</sub>	Time required for ClockLock or ClockBoost to acquire lock (3)				10	μs				
t <sub>JITTER</sub>	Jitter on ClockLock or ClockBoost-	$t_{INCLKSTB} < 100$			250	ps				
	generated clock (4)	$t_{INCLKSTB} < 50$			200 (4)	ps				
toutduty	Duty cycle for ClockLock or ClockBoost-generated clock		40	50	60	%				

#### Notes to tables:

- (1) To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f<sub>CLKDEV</sub> parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t<sub>LOCK</sub> value is less than the time required for configuration.
- (4) The t<sub>ITTER</sub> specification is measured under long-term observation. The maximum value for t<sub>ITTER</sub> is 200 ps if t<sub>INCLKSTB</sub> is lower than 50 ps.

# I/O Configuration

This section discusses the peripheral component interconnect (PCI) pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for FLEX 10KE devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera software logic options. The MultiVolt I/O interface is controlled by connecting  $V_{CCIO}$  to a different voltage than  $V_{CCINT}$ . Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

Table 22	2. FLEX 10KE 2.5-V Dev	vice DC Operating Condition	ns Notes (6), (7)			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	High-level input voltage		$1.7, 0.5 \times V_{CCIO}$ (8)		5.75	V
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8, 0.3 × V <sub>CCIO</sub> <i>(8)</i>	V
V <sub>OH</sub>	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(</i> 9 <i>)</i>	2.4			V
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(</i> 9 <i>)</i>	V <sub>CCIO</sub> – 0.2			V
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V} (9)$	$0.9  imes V_{CCIO}$			V
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(</i> 9 <i>)</i>	2.1			V
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(9)</i>	2.0			V
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (9)$	1.7			V
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>			0.45	V
	3.3-V low-level CMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (10)			0.2	V
	3.3-V low-level PCI output voltage	$I_{OL}$ = 1.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (10)			$0.1 \times V_{CCIO}$	V
	2.5-V low-level output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$			0.2	V
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (10)			0.4	V
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (10)			0.7	V
I <sub>I</sub>	Input pin leakage current	$V_{I} = V_{CCIOmax}$ to 0 V (11)	-10		10	μA
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_{O} = V_{CCIOmax}$ to 0 V (11)	-10		10	μA
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby)	V <sub>I</sub> = ground, no load, no toggling inputs		5		mA
		V <sub>I</sub> = ground, no load, no toggling inputs <i>(12)</i>		10		mA
R <sub>CONF</sub>	Value of I/O pin pull-	V <sub>CCIO</sub> = 3.0 V (13)	20		50	k¾
	up resistor before and during configuration	$V_{CCIO} = 2.3 V (13)$	30		80	k¾





#### Figure 23. Output Drive Characteristics of FLEX 10KE Devices Note (1)

#### Note:

(1) These are transient (AC) currents.

# **Timing Model**

The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (*t*<sub>CO</sub>)
- Interconnect delay (t<sub>SAMEROW</sub>)
- **LE** look-up table delay  $(t_{LUT})$
- **LE** register setup time  $(t_{SU})$

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Timing simulation and delay prediction are available with the Altera Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10KE device.



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Table 26. EAB Timing Microparameters     Note (1)								
Symbol	Parameter	Conditions						
t <sub>EABDATA1</sub>	Data or address delay to EAB for combinatorial input							
t <sub>EABDATA2</sub>	Data or address delay to EAB for registered input							
t <sub>EABWE1</sub>	Write enable delay to EAB for combinatorial input							
t <sub>EABWE2</sub>	Write enable delay to EAB for registered input							
t <sub>EABRE1</sub>	Read enable delay to EAB for combinatorial input							
t <sub>EABRE2</sub>	Read enable delay to EAB for registered input							
t <sub>EABCLK</sub>	EAB register clock delay							
t <sub>EABCO</sub>	EAB register clock-to-output delay							
t <sub>EABBYPASS</sub>	Bypass register delay							
t <sub>EABSU</sub>	EAB register setup time before clock							
t <sub>EABH</sub>	EAB register hold time after clock							
t <sub>EABCLR</sub>	EAB register asynchronous clear time to output delay							
t <sub>AA</sub>	Address access delay (including the read enable to output delay)							
t <sub>WP</sub>	Write pulse width							
t <sub>RP</sub>	Read pulse width							
t <sub>WDSU</sub>	Data setup time before falling edge of write pulse	(5)						
t <sub>WDH</sub>	Data hold time after falling edge of write pulse	(5)						
t <sub>WASU</sub>	Address setup time before rising edge of write pulse	(5)						
t <sub>WAH</sub>	Address hold time after falling edge of write pulse	(5)						
t <sub>RASU</sub>	Address setup time with respect to the falling edge of the read enable							
t <sub>RAH</sub>	Address hold time with respect to the falling edge of the read enable							
t <sub>WO</sub>	Write enable to data output valid delay							
t <sub>DD</sub>	Data-in to data-out valid delay							
t <sub>EABOUT</sub>	Data-out delay							
t <sub>EABCH</sub>	Clock high time							
t <sub>EABCL</sub>	Clock low time							

Table 34. EPF10K30E Device EAB Internal Timing Macroparameters       Note (1)								
Symbol	-1 Spee	ed Grade	-2 Speed Grade		-3 Spee	ed Grade	Unit	
	Min	Max	Min	Max	Min	Мах		
t <sub>EABAA</sub>		6.4		7.6		8.8	ns	
t <sub>EABRCOMB</sub>	6.4		7.6		8.8		ns	
t <sub>EABRCREG</sub>	4.4		5.1		6.0		ns	
t <sub>EABWP</sub>	2.5		2.9		3.3		ns	
t <sub>EABWCOMB</sub>	6.0		7.0		8.0		ns	
t <sub>EABWCREG</sub>	6.8		7.8		9.0		ns	
t <sub>EABDD</sub>		5.7		6.7		7.7	ns	
t <sub>EABDATACO</sub>		0.8		0.9		1.1	ns	
t <sub>EABDATASU</sub>	1.5		1.7		2.0		ns	
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWESU</sub>	1.3		1.4		1.7		ns	
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWDSU</sub>	1.5		1.7		2.0		ns	
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWASU</sub>	3.0		3.6		4.3		ns	
t <sub>EABWAH</sub>	0.5		0.5		0.4		ns	
t <sub>EABWO</sub>		5.1		6.0		6.8	ns	

Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
CGENR		0.1		0.1		0.2	ns
CASC		0.6		0.9		1.2	ns
С		0.8		1.0		1.4	ns
со		0.6		0.8		1.1	ns
СОМВ		0.4		0.5		0.7	ns
SU	0.4		0.6		0.7		ns
Н	0.5		0.7		0.9		ns
PRE		0.8		1.0		1.4	ns
CLR		0.8		1.0		1.4	ns
СН	1.5		2.0		2.5		ns
	1.5		2.0		2.5		ns

Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Мах	
IOD		1.7		2.0		2.6	ns
tioc		0.0		0.0		0.0	ns
tioco		1.4		1.6		2.1	ns
t <sub>IOCOMB</sub>		0.5		0.7		0.9	ns
t <sub>IOSU</sub>	0.8		1.0		1.3		ns
t <sub>іон</sub>	0.7		0.9		1.2		ns
t <sub>IOCLR</sub>		0.5		0.7		0.9	ns
t <sub>OD1</sub>		3.0		4.2		5.6	ns
t <sub>OD2</sub>		3.0		4.2		5.6	ns
t <sub>OD3</sub>		4.0		5.5		7.3	ns
t <sub>XZ</sub>		3.5		4.6		6.1	ns
t <sub>ZX1</sub>		3.5		4.6		6.1	ns
tzx2		3.5		4.6		6.1	ns
t <sub>ZX3</sub>		4.5		5.9		7.8	ns
INREG		2.0		2.6		3.5	ns
t <sub>IOFD</sub>		0.5		0.8		1.2	ns
t <sub>INCOMB</sub>		0.5		0.8		1.2	ns

Г

Table 47. EPF10K100E Device EAB Internal Microparameters       Note (1)										
Symbol	-1 Spee	ed Grade	-2 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Мах				
t <sub>EABDATA1</sub>		1.5		2.0		2.6	ns			
t <sub>EABDATA1</sub>		0.0		0.0		0.0	ns			
t <sub>EABWE1</sub>		1.5		2.0		2.6	ns			
t <sub>EABWE2</sub>		0.3		0.4		0.5	ns			
t <sub>EABRE1</sub>		0.3		0.4		0.5	ns			
t <sub>EABRE2</sub>		0.0		0.0		0.0	ns			
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns			
t <sub>EABCO</sub>		0.3		0.4		0.5	ns			
t <sub>EABBYPASS</sub>		0.1		0.1		0.2	ns			
t <sub>EABSU</sub>	0.8		1.0		1.4		ns			
t <sub>EABH</sub>	0.1		0.1		0.2		ns			
t <sub>EABCLR</sub>	0.3		0.4		0.5		ns			
t <sub>AA</sub>		4.0		5.1		6.6	ns			
t <sub>WP</sub>	2.7		3.5		4.7		ns			
t <sub>RP</sub>	1.0		1.3		1.7		ns			
t <sub>WDSU</sub>	1.0		1.3		1.7		ns			
t <sub>WDH</sub>	0.2		0.2		0.3		ns			
t <sub>WASU</sub>	1.6		2.1		2.8		ns			
t <sub>WAH</sub>	1.6		2.1		2.8		ns			
t <sub>RASU</sub>	3.0		3.9		5.2		ns			
t <sub>RAH</sub>	0.1		0.1		0.2		ns			
t <sub>WO</sub>		1.5		2.0		2.6	ns			
t <sub>DD</sub>		1.5		2.0		2.6	ns			
t <sub>EABOUT</sub>		0.2		0.3		0.3	ns			
t <sub>EABCH</sub>	1.5		2.0		2.5		ns			
t <sub>EABCL</sub>	2.7		3.5		4.7		ns			

Table 48. EPF10K100E Device EAB Internal Timing Macroparameters (Part 1 of

2)	Note	(1)
-/		· · /

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABAA</sub>		5.9		7.6		9.9	ns
t <sub>EABRCOMB</sub>	5.9		7.6		9.9		ns
t <sub>EABRCREG</sub>	5.1		6.5		8.5		ns
t <sub>EABWP</sub>	2.7		3.5		4.7		ns

Table 69. EPF10K50S Device EAB Internal Timing Macroparameters       Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Мах	Min	Max		
t <sub>EABAA</sub>		3.7		5.2		7.0	ns	
t <sub>EABRCCOMB</sub>	3.7		5.2		7.0		ns	
t <sub>EABRCREG</sub>	3.5		4.9		6.6		ns	
t <sub>EABWP</sub>	2.0		2.8		3.8		ns	
t <sub>EABWCCOMB</sub>	4.5		6.3		8.6		ns	
t <sub>EABWCREG</sub>	5.6		7.8		10.6		ns	
t <sub>EABDD</sub>		3.8		5.3		7.2	ns	
t <sub>EABDATACO</sub>		0.8		1.1		1.5	ns	
t <sub>EABDATASU</sub>	1.1		1.6		2.1		ns	
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWESU</sub>	0.7		1.0		1.3		ns	
t <sub>EABWEH</sub>	0.4		0.6		0.8		ns	
t <sub>EABWDSU</sub>	1.2		1.7		2.2		ns	
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWASU</sub>	1.6		2.3		3.0		ns	
t <sub>EABWAH</sub>	0.9		1.2		1.8		ns	
t <sub>EABWO</sub>		3.1		4.3		5.9	ns	

Table 70. EPF10K50S Device Interconnect Timing Microparameters         Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Мах			
t <sub>DIN2IOE</sub>		3.1		3.7		4.6	ns		
t <sub>DIN2LE</sub>		1.7		2.1		2.7	ns		
t <sub>DIN2DATA</sub>		2.7		3.1		5.1	ns		
t <sub>DCLK2IOE</sub>		1.6		1.9		2.6	ns		
t <sub>DCLK2LE</sub>		1.7		2.1		2.7	ns		
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns		
t <sub>SAMEROW</sub>		1.5		1.7		2.4	ns		
t <sub>SAMECOLUMN</sub>		1.0		1.3		2.1	ns		
t <sub>DIFFROW</sub>		2.5		3.0		4.5	ns		
t <sub>TWOROWS</sub>		4.0		4.7		6.9	ns		
t <sub>LEPERIPH</sub>		2.6		2.9		3.4	ns		
t <sub>LABCARRY</sub>		0.1		0.2		0.2	ns		
t <sub>LABCASC</sub>		0.8		1.0		1.3	ns		

Table 74. EPF10K	200S Device	e IOE Timing	n Microparai	meters (Par	t 2 of 2)	Note (1)	
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ZX2</sub>		4.5		4.8		6.6	ns
t <sub>ZX3</sub>		6.6		7.6		10.1	ns
t <sub>INREG</sub>		3.7		5.7		7.7	ns
t <sub>IOFD</sub>		1.8		3.4		4.0	ns
t <sub>INCOMB</sub>		1.8		3.4		4.0	ns

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Мах	
t <sub>EABDATA1</sub>		1.8		2.4		3.2	ns
t <sub>EABDATA1</sub>		0.4		0.5		0.6	ns
t <sub>EABWE1</sub>		1.1		1.7		2.3	ns
t <sub>EABWE2</sub>		0.0		0.0		0.0	ns
t <sub>EABRE1</sub>		0		0		0	ns
t <sub>EABRE2</sub>		0.4		0.5		0.6	ns
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.8		0.9		1.2	ns
t <sub>EABBYPASS</sub>		0.0		0.1		0.1	ns
t <sub>EABSU</sub>	0.7		1.1		1.5		ns
t <sub>EABH</sub>	0.4		0.5		0.6		ns
t <sub>EABCLR</sub>	0.8		0.9		1.2		ns
t <sub>AA</sub>		2.1		3.7		4.9	ns
t <sub>WP</sub>	2.1		4.0		5.3		ns
t <sub>RP</sub>	1.1		1.1		1.5		ns
twdsu	0.5		1.1		1.5		ns
t <sub>WDH</sub>	0.1		0.1		0.1		ns
t <sub>WASU</sub>	1.1		1.6		2.1		ns
t <sub>WAH</sub>	1.6		2.5		3.3		ns
t <sub>RASU</sub>	1.6		2.6		3.5		ns
t <sub>RAH</sub>	0.1		0.1		0.2		ns
t <sub>WO</sub>		2.0		2.4		3.2	ns
t <sub>DD</sub>		2.0		2.4		3.2	ns
t <sub>EABOUT</sub>		0.0		0.1		0.1	ns
t <sub>EABCH</sub>	1.5		2.0		2.5		ns
t <sub>EABCL</sub>	2.1		2.8		3.8		ns

Altera Corporation



#### Figure 31. FLEX 10KE I<sub>CCACTIVE</sub> vs. Operating Frequency (Part 2 of 2)

# Configuration & Operation

The FLEX 10KE architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

# **Operating Modes**

The FLEX 10KE architecture uses SRAM configuration elements that require configuration data to be loaded every time the circuit powers up. The process of physically loading the SRAM data into the device is called *configuration*. Before configuration, as  $V_{CC}$  rises, the device initiates a Power-On Reset (POR). This POR event clears the device and prepares it for configuration. The FLEX 10KE POR time does not exceed 50 µs.

When configuring with a configuration device, refer to the respective configuration device data sheet for POR timing information.